Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



The M16C/62P group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 100-pin and 128-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

Applications

Audio, cameras, office/communications/portable/industrial equipment, etc

-----Table of Contents-----

Overview1
Central Processing Unit (CPU)12
Special Function Registers (SFR) 14
Reset
Processor Mode 29
Clock Generation Circuit51
Protection74
Interrupts75
Watchdog Timer95
DMAC97
Timers 107
Timer A 109
Timer B 123
Three-phase Motor Control Timer Function 129

Serial I/O 139
Clock Synchronous serial I/O Mode 148
UART Mode 155
Special Mode 1 (I ² C mode)162
Special Mode 2172
Special Mode 3 (IE mode) 177
Special Mode 4 (SIM mode) (UART2) 179
SI/O3 and SI/O4 184
A-D Converter
D-A Converter
CRC Calculation208
Programmable I/O Ports210
Electrical Characteristics
Flash Memory261

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.



Performance Outline

Table 1.1.1 lists performance outline of M16C/62P group.

Table 1.1.1. Performance outline of M16C/62P group

	Item		Performance		
Number of ba	sic instructions	91 instructions			
Shortest instr	uction execution time	41.7 ns (f(BCLK)= 24MHz, Vcc1= 3.0V to 5.5V)			
		100 ns (f(BCLK)= 10MHz, Vcc1= 2.7V to 5.5V)			
Memory	ROM	(See the product list)			
capacity	RAM	(See the product list)			
I/O port	100-pin version	8 bits x 10, 7 bits x 1	P0 to P5: VCC2 ports		
	P0 to P10 (except P85)		P6 to P10: VCC1 ports		
	128-pin version	8 bits x 13, 7 bits x 1,	P0 to P5, P12, P13: VCC2 ports		
	P0 to P14 (except P85)	2 bits x 1	P6 to P10, P11, P14: VCC1 ports		
Input port	P85	1 bit x 1 (NMI pin level	judgment): VCC1 ports		
Multifunction	timer				
	Output	16 bits x 5 channels (T	A0, TA1, TA2, TA3, TA40)		
	Input	16 bits x 6 channels (T	B0, TB1, TB2, TB3, TB4, TB5)		
Serial I/O		3 channels (UART0, U	ART1, UART2)		
		UART, clock synchrono	us, I^2C bus ¹ (option ³), or IE bus ² (option ³)		
		2 channels (SI/O3, SI/O	D4)		
		Clock synchronous			
A-D converter	r	10 bits x (8 x 3 + 2) cha	annels		
D-A converter	r	8 bits x 2			
DMAC		2 channels (trigger: 25	2 channels (trigger: 25 sources)		
CRC calculati	on circuit	CRC-CCITT			
Watchdog tim	er	15 bits x 1 (with presca	ller)		
Interrupt		25 internal and 8 external so	ources, 4 software sources, 7 levels		
Clock generat	tion circuit	4 circuits			
		Main clock (These circuits contain a built-in feedback			
		Sub-clock resistor a	• Sub-clock fresistor and external ceramic/quartz oscillator)		
		Ring oscillator (for mai	n-clock oscillation stop detect function)		
		PLL frequency synthematical synthematic	esizer		
Voltage detec	tion circuit	Present (option ³)			
Power supply v	voltage	VCC1=3.0V to 5.5V, VCC2	=3.0V to VCC1(f(BCLK)=24MHz)		
		VCC1=VCC2=2.7V to 5.5	/ (f(BCLK)=10MHz)		
Flash memory	Program/erase voltage	$3.3V \pm 0.3V$ or $5.0V \pm 0.5$	V		
	Number of program/erase	100 times			
Power consur	nption	14mA (VCC1=VCC2=5V,	f(BCLK)=24MHz)		
		8mA (VCC1=VCC2=3V,			
		1.8μA (Vcc1=Vcc2=3V	, f(Xcin)=32kHz, when wait mode)		
I/O	I/O withstand voltage	5.0V			
characteristics	Output current	5mA			
Memory expa	nsion	Available (to 4M bytes)	1		
Operating am	bient temperature	-20 to 85°C			
		-40 to 85°C (option ³)			
Device config	uration	CMOS high performance silicon gate			
Package		100-pin and 128-pin plastic mold QFP			
Notos:		•			

Notes:

1. I²C Bus is a registered trademark of PHILIPS.

2. IE Bus is a registered trademark of NEC.

3. If you desire this option, please so specify.



development	Preliminary Specifications Rev.1.0 Specifications in this manual are tentative and subject to change.	Mitsubishi Mitsubishi M16C / 6
Overview	SINGLE	-CHIP 16-BIT CMOS MICH

microcomputers 62P Group CROCOMPUTER

Block Diagram

Figure 1.1.1 is a block diagram of the M16C/62P group.




Figure 1.1.1. Block Diagram



Product List

Tables 1.1.2 and 1.1.3 list the M16C/62P group products and Figure 1.1.2 shows the type numbers, memory sizes and packages.

Table 1.1.2. Product List (1)

able 1.1.2. Product List		As of January 2003		
Type No.	ROM capacity	RAM capacity	Package type	Remarks
M30622M6P-XXXFP **	48K bytes	4K bytes	100P6S-A	
M30622M6P-XXXGP **	40K bytes	+it bytes	100P6Q-A	
M30622M8P-XXXFP **			100P6S-A	
M30622M8P-XXXGP **	64K bytes	4K bytes	100P6Q-A	
M30622MAP-XXXFP **	OGK bytee		100P6S-A	
M30622MAP-XXXGP **	96K bytes	5K bytes	100P6Q-A	
M30620MCP-XXXFP **	128K bytes		100P6S-A	
M30620MCP-XXXGP **	120K bytes	10K bytes	100P6Q-A	
M30622MEP-XXXFP **	_		100P6S-A	
M30622MEP-XXXGP	192K bytes	12K bytes	100P6Q-A	
M30623MEP-XXXGP			128P6Q-A	
M30622MGP-XXXFP	_		100P6S-A	
M30622MGP-XXXGP		12K bytes	100P6Q-A	
M30623MGP-XXXGP **		_	128P6Q-A	
M30624MGP-XXXFP	256K bytes		100P6S-A	
M30624MGP-XXXGP		20K bytes	100P6Q-A	MASK ROM version
M30625MGP-XXXGP			128P6Q-A	
M30622MWP-XXXFP		100P6S-A		
M30622MWP-XXXGP **		16K bytes	100P6Q-A	
M30623MWP-XXXGP **		-	128P6Q-A	
M30624MWP-XXXFP **			100P6S-A	
M30624MWP-XXXGP **	220K bytee	24K bytes	100P6Q-A	
M30625MWP-XXXGP **	320K bytes		128P6Q-A	
M30626MWP-XXXFP **			100P6S-A	
M30626MWP-XXXGP **		31K bytes	100P6Q-A	
M30627MWP-XXXGP **			128P6Q-A	
M30622MHP-XXXFP			100P6S-A	
M30622MHP-XXXGP **		16K bytes	100P6Q-A	
M30623MHP-XXXGP **		-	128P6Q-A	
M30624MHP-XXXFP **			100P6S-A	
M30624MHP-XXXGP **	384K bytes	24K bytes	100P6Q-A	
M30625MHP-XXXGP **			128P6Q-A	
M30626MHP-XXXFP **			100P6S-A	
M30626MHP-XXXGP **		31K bytes	100P6Q-A	
M30627MHP-XXXGP **	1		128P6Q-A	

\star : Under planning

** : Under development



Table 1.1.3. Product List (2)

Overview

Table 1.1.3. Prod	uct List	t (2)			As of January 2003
Type No.		ROM capacity	RAM capacity	Package type	Remarks
M30622F8PFP **			1K bytop	100P6S-A	
M30622F8PGP	**	64K bytes	4K bytes	100P6Q-A	
M30620FCPFP	**			100P6S-A	
M30620FCPGP	**	128K bytes	10K bytes	100P6Q-A	-
M30624FGPFP	**			100P6S-A	-
M30624FGPGP	**	256K bytes	20K bytes	100P6Q-A	Flash memory version
M30625FGPGP	**			128P6Q-A	_
M30626FHPFP	**			100P6S-A	_
M30626FHPGP	**	384K bytes	31K bytes	100P6Q-A	-
M30627FHPGP	**		-	128P6Q-A	-
M30626FJPFP	*			100P6S-A	-
M30626FJPGP	*	512K bytes	512K bytes 31K bytes	100P6Q-A	-
M30627FJPGP	*	-		128P6Q-A	-
M30620SPFP	**		10K bytes	100P6S-A	
M30620SPGP	**		10K bytes		-
M30622SPFP	**			100P6S-A	External ROM version
M30622SPGP	**		4K bytes	100P6Q-A	-

★ : Under planning

★★ : Under development





Figure 1.1.2. Type No., Memory Size, and Package





Pin Configuration

Figures 1.1.3 to 1.1.5 show the pin configurations (top view).





Figure 1.1.3. Pin Configuration (Top View)








Figure 1.1.4. Pin Configuration (Top View)








Figure 1.1.5. Pin Configuration (Top View)



Table 1.1.4	Pin Description	(100-pin and 128-pi	n Packages) (Continued)
-------------	-----------------	---------------------	-------------------------

Pin name	Signal name	I/O type	Power supply	Function
VCC1, VCC2, VSS	Power supply input			Apply 2.7V to 5.5 V to the VCC1 and VCC2 pins and 0 V to the VSs pin. The Vcc apply condition is that $VCC2 \le VCC1$ (Note)
CNVss	CNVss	Input	VCC1	This pin switches between processor modes. Connect this pin to Vss pin when after a reset you want to start operation in single- chip mode (memory expansion mode) or the Vcc1 pin when starting operation in microprocessor mode.
RESET	Reset input	Input	VCC1	"L" on this input resets the microcomputer.
Xin Xout	Clock input Clock output	Input Output	VCC1	These pins are provided for the main clock generating circuit input/ output. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
BYTE	External data bus width select input	Input		This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". Connect this pin to the VSS pin when operating in single-chip mode.
AVcc	Analog power supply input			This pin is a power supply input for the A-D converter. Connect this pin to Vcc1.
AVss	Analog power supply input			This pin is a power supply input for the A-D converter. Connect this pin to Vss.
Vref	Reference voltage input	Input		This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	Input/output	VCC2	This is an 8-bit CMOS I/O port. This port has an input/output select direction register, allowing each pin in that port to be directed for input or output individually. If any port is set for input, selection can be made for it in a program whether or not to have a pull-up resistor in 4 bit units. This selectior is unavailable in memory extension and microprocessor modes. This port can function as input pins for the A-D converter when so selected in a program.
Do to D7	+	Input/output		When set as a separate bus, these pins input and output data (D0 $-D7$).
P10 to P17	I/O port P1	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0. P15 to P17 also function as INT interrupt input pins as selected by a program.
D8 to D15		Input/output		When set as a separate bus, these pins input and output data (D $_8$ –D15).
P20 to P27	I/O port P2	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0. This port can function as input pins for the A-D converter when so selected in a program.
Ao to A7		Output		These pins output 8 low-order address bits (Ao to A7).
Ao/Do to A7/D7		Input/output		If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (Do to D7) and output 8 low-order address bits (Ao to A7) separated in time by multiplexing.
A0 A1/D0 to A7/D6	-	Output Input/output	-	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (Do to D6) and output address (A1 to A7) separated in time by multiplexing. They also output address (Ao).
P30 to P37	I/O port P3	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0.
A8 to A15		Output	1	These pins output 8 middle-order address bits (A8 to A15).
A8/D7, A9 to A15	-	Input/output Output	* 	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9 to A15).
P40 to P47	I/O port P4	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0.
A16 to A19, CS0 to CS3		Output Output		These pins output A16 to A19 and CS0 to CS3 signals. A16 to A19 are 4 high- order address bits. CS0 to CS3 are chip select signals used to specify an access space.

Note: In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.



Table 1.1.5 Pin Description (100-pin and 128-pin Packages) (Continued	Table 1.1.5	escription (100-pin and 128-pin Packages) (Continued)
---	-------------	---

Pin name	Signal name	I/O type	Power supply	Function
P50 to P57	I/O port P5	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by program.
WRL / WR, WRH / BHE RD, BCLK, HLDA, HOLD, ALE, RDY	,	Output Output Output Output Input Output Input		Output WRL/WR, WRH/BHE, RD, BCLK, HLDA, and ALE signals. WRL/WR and WRH/BHE are switchable in a program. Note that WRL and WRH are always used as a pair, so as WR and BHE. WRL, WRH, and RD selected If the external data bus is 16 bits wide, data are written to even addresses when the WRL signal is low, and written to odd addresses when the WRH signal is low. Data are read out when the RD signal is low. WR, BHE, and RD selected Data are written when the WR signal is low, or read out when the RD signal is low. Odd addresses are accessed when the BHE signal is low. Use this mode when the external data bus is 8 bits wide. The microcomputer goes to a hold state when input to the HOLD pin is held low. While in the hold state, HLDA outputs a low level. ALE is used to latch the address. While the input level of the RDY pin is low, the bus of the microcomputer goes to a wait state.
P60 to P67	I/O port P6	Input/output	VCC1	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O pins as selected by program.
P70 to P77	I/O port P7	Input/output	VCC1	This is an 8-bit I/O port equivalent to P0 (P70 and P71 are N channel open-drain output). This port can function as input/output pins for timers A0 to A3 when so selected in a program. Furthermore, P70 to P75, P71, and P72 to P75 can also function as input/output pins for UART2, an input pin for timer B5, and output pins for the three-phase motor control timer, respectively.
P80 to P84, P86, P87, P85	I/O port P8 I/O port P85	Input/output Input/output Input/output Input		P80 to P84, P86, and P87 are I/O ports with the same functions as P0. When so selected in a program, P80 to P81 and P82 to P84 can function as input/output pins for timer A4 or output pins for the three-phase motor control timer and INT interrupt input pins, respectively. P86 and P87, when so selected in a program, both can function as input/output pins for the subclock oscillator circuit. In that case, connect a crystal resonator between P86 (XCOUT pin) and P87 (XCIN pin). P85 is an input-only port shared with NMI. An NMI interrupt is generated when input on this pin changes state from high to low. The NMI function cannot be disabled in a program. A pull-up cannot be set for this pin.
P90 to P97	I/O port P9	Input/output	VCC1	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as SI/O3 and SI/O4 I/O pins, Timer B0 to B4 input pins, D-A converter output pins, A-D converter input pins, or A-D trigger input pins as selected by program.
P100 to P107	I/O port P10	Input/output	VCC1	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as A-D converter input pins as selected by program. Furthermore, P104 to P107 also function as input pins for the key input interrupt function.

Table 1.1.6 Pin Description (3) (128-pin Package) (Continued)

Pin name	Signal name		Power supply circuit block	Function
P110 to P117	I/O port P11	Input/output	VCC1	This is an 8-bit I/O port equivalent to P0.
P120 to P127	I/O port P12	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0.
P130 to P137	I/O port P13	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0.
P140, P141	I/O port P14	Input/output	VCC1	This is an 2-bit I/O port equivalent to P0.





Memory

Memory

Figure 1.2.1 is a memory map of the M16C/62P group. The address space extends the 1M bytes from address 0000016 to FFFF16.

The internal ROM is allocated in a lower address direction beginning with address FFFF16. For example, a 64-Kbyte internal ROM is allocated to the addresses from F000016 to FFFF16.

The fixed interrupt vector table is allocated to the addresses from FFFDC16 to FFFFF16. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 0040016. For example, a 10-Kbytes internal RAM is allocated to the addresses from 0040016 to 02BFF16. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SRF is allocated to the addresses from 0000016 to 003FF16. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the "M16C/60 and M16C/20 Series Software Manual." In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.




Figure 1.2.1. Memory Map



Central Processing Unit (CPU)

Central Processing Unit (CPU)

Figure 1.3.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 1.3.1. Central Processing Unit Register

(1) Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

(2) Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).



Central Processing Unit (CPU)

(3) Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

(4) Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

(5) Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

(6) User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

(7) Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

(8) Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

• Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

• Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

• Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

• Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

• Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.



Address	Register		Symbol	After reset
000016	¥			
000116				
000216				
000316				
000416	Processor mode register 0	Note 2)	PM0	000000002(CNVss pin is "L") 000000112(CNVss pin is "H")
000516	Processor mode register 1		PM1	000010002
000616	System clock control register 0		CM0	010010002
000716	System clock control register 1		CM1	001000002
000816	Chip select control register		CSR	00000012
000916	Address match interrupt enable register		AIER	XXXXXX002
000A16	Protect register		PRCR	XX000002
000B16	Data bank register		DBR	0016
000C16	Oscillation stop detection register	Note 3)	CM2	0000X0002
000D16			14/570	
000E16	Watchdog timer start register		WDTS	??16
000F16	Watchdog timer control register		WDC	00?????2(Note 4)
001016	Address match interrupt register 0		RMAD0	0016
001116				0016
001216				X016
001316			DIAC	0010
001416	Address match interrupt register 1		RMAD1	0016
001516				0016
001616				X016
001716 001816				
001816	Power supply detection register 1	Note 5)	VCR1	000010002
001916 001A16		Note 5)	VCR2	000010002
001A16	Chip select expansion control register		CSE	0016
001D16	PLL control register 0		PLC0	0001X0102
001C16				
001E16	Processor mode register 2		PM2	XXX000002
001E16	Power supply down detection interrupt register		D4INT	0016
002016	DMA0 source pointer		SAR0	??16
002116				??16
002216				X?16
002316				
002416	DMA0 destination pointer		DAR0	??16
002516				??16
002616				X?16
002716				
002816	DMA0 transfer counter		TCR0	??16
002916				??16
002A16				
002B16 002C16	DMA0 control register		DMCCON	000002000
002C16 002D16	DMA0 control register		DM0CON	00000?002
002D16 002E16				
002E16 002F16				
002116	DMA1 source pointer		64D4	2240
003016	DMA1 source pointer		SAR1	??16
003216				??16 X210
003316				X?16
003416	DMA1 destination pointer		DAR1	??16
003516				??16
003616				X?16
003716				
003816	DMA1 transfer counter		TCR1	??16
003916				??16
003A16				
003B16				
003C16	DMA1 control register		DM1CON	00000?002
003D16				
003E16				
003F16				
	he blank areas are reserved and cannot be used by users			

 Image: Interpret to the second sec



Address	Register	Symbol	After reset
004016	<u>×</u>		
004116			
004216			
004316			
004416	INT3 interrupt control register	INT3IC	XX00?0002
004516	Timer B5 interrupt control register	TB5IC	XXXX?0002
004616	Timer B4 interrupt control register, UART1 BUS collision detection interrupt control register	TB4IC, U1BCNIC	XXXX?0002
004716	Timer B3 interrupt control register, UART0 BUS collision detection interrupt control register	TB3IC, U0BCNIC	XXXX?0002
004816	SI/O4 interrupt control register (S4IC), INT5 interrupt control register	S4IC, INT5IC	XX00?0002
004916 004A16	SI/O3 interrupt control register, INT4 interrupt control register	S3IC, INT4IC	XX00?0002
004A16 004B16	UART2 Bus collision detection interrupt control register	BCNIC	XXXX?0002
004D16	DMA0 interrupt control register DMA1 interrupt control register	DM0IC	XXXX?0002
004D16	Key input interrupt control register	DM1IC KUPIC	XXXX?0002 XXXX?0002
004E16	A-D conversion interrupt control register	ADIC	XXXX?0002
004F16	UART2 transmit interrupt control register	S2TIC	XXXX?0002
005016	UART2 receive interrupt control register	S2RIC	XXXX?0002
005116	UARTO transmit interrupt control register	SOTIC	XXXX?0002
005216	UARTO receive interrupt control register	SORIC	XXXX?0002
005316	UART1 transmit interrupt control register	S1TIC	XXXX?0002
005416	UART1 receive interrupt control register	S1RIC	XXXX?0002
005516	Timer A0 interrupt control register	TA0IC	XXXX?0002
005616	Timer A1 interrupt control register	TA1IC	XXXX?0002
005716	Timer A2 interrupt control register	TA2IC	XXXX?0002
005816	Timer A3 interrupt control register	TA3IC	XXXX?0002
005916	Timer A4 interrupt control register	TA4IC	XXXX?0002
005A16	Timer B0 interrupt control register	TB0IC	XXXX?0002
005B16	Timer B1 interrupt control register	TB1IC	XXXX?0002
005C16	Timer B2 interrupt control register	TB2IC	XXXX?0002
005D16	INT0 interrupt control register	INTOIC	XX00?0002
005E16	INT1 interrupt control register	INT1IC	XX00?0002
005F16	INT2 interrupt control register	INT2IC	XX00?0002
006016			
006116			
006216			
006316			
006416 006516			
006516			
006716			
006816			
006916			
006A16			
006B16			
006C16			
006D16			
006E16			
006F16			
007016			
007116			
007216			
007316			
007416			
007516			
007616			
007716			
007816			
007916			
007A16			
007B16			
007C16			
007D16 007E16			
007E16 007F16			
007F16			l

Note :The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit ? : Undefined



Address	Register	Symbol	After reset
008016	register	Cymbol	7.1101 10001
008116			
008216			
008316			
008416			
008516			
008616			
*			~
01B016			
01B116 01B216			
01B216 01B316			
01B316 01B416	Flash identification register (Not	e 2) FIDR	XXXXXX002
01B416 01B516	Flash memory control register 1 (Not	e 2) FMR1	0?00??0?2
01B516			010011012
01B016	Flash memory control register 0 (Not	e 2) FMR0	??0000012
01B716	Address match interrupt register 2	RMAD2	0016
01B016	Auress mator menuplityister 2	RIVIAU2	0016
01B316			X016
01BB16	Address match interrupt enable register 2	AIER2	XXXXXXX002
01BD16	Address match interrupt register 3	RMAD3	0016
01BD16	Address match interrupt register s	NIVIAUS	0016
01BE16			X016
01BE16			7010
* 			~
025016			
025116			
025216			
025316			
025416			
025516			
025616			
025716			
025816			
025916			
025A16			
025B16 025C16			
025C16 025D16			
025D16 025E16	Peripheral clock select register	PCLKR	000000112
025E16			00000112
-			
×			~
033016			
033116			
033216			
033316			
033416			
033516			
033616			
033716			
033816			
033916			
033A16			
033B16			
033C16			
033D16			
033E16			
033F16			

Note 1: The blank areas are reserved and cannot be used by users.

Note 2: This register is included in the flash memory version.

X : Nothing is mapped to this bit

? : Undefined



Address	Register	Symbol	After reset
034016	Timer B3, 4, 5 count start flag	TBSR	000XXXXX2
034116	g		
034216	Timer A1-1 register	TA11	??16
034316	5		??16
034416	Timer A2-1 register	TA21	??16
034516	0		??16
034616	Timer A4-1 register	TA41	??16
034716			??16
034816	Three-phase PWM control register 0	INVC0	0016
034916	Three-phase PWM control register 1	INVC1	0016
034A16	Three-phase output buffer register 0	IDB0	0016
034B16	Three-phase output buffer register 1	IDB1	0016
034C16	Dead time timer	DTT	??16
034D16	Timer B2 interrupt occurrence frequency set counter	ICTB2	??16
034E16			
034F16			
035016	Timer B3 register	TB3	??16
035116		105	??16
035216	Timer B4 register	TB4	??16
035316			??16
035416	Timer B5 register	TB5	??16
035516			??16
035616			::10
035716			
035816			
035916			
035A16			
035B16	Timer B3 mode register	TB3MR	00??00002
035C16	Timer B4 mode register	TB4MR	00?X00002
035D16			
035E16	Timer B5 mode register	TB5MR IFSR2A	00?X00002
035F16	Interrupt cause select register 2 Interrupt cause select register	IFSRZA	00XXXXX2 0016
		S3TRR	??16
036016	SI/O3 transmit/receive register	531KK	<u>? ? 16</u>
036116	SI/O3 control register	S3C	01000002
036216		S3C S3BRG	??16
036316	SI/O3 bit rate generator		??16
036416	SI/O4 transmit/receive register	S4TRR	? ? 16
036516	CI/O4 control register	S4C	01000000
036616	SI/O4 control register		01000002
036716	SI/O4 bit rate generator	S4BRG	??16
036816			
036916			
036A16			
036B16			
036C16	UARTO special mode register 4	U0SMR4	0016
036D16	UARTO special mode register 3	U0SMR3	000X0X0X2
036E16	UART0 special mode register 2	U0SMR2	X0000002
036F16	UARTO special mode register	UOSMR	X0000002
037016	UART1 special mode register 4	U1SMR4	0016
037116	UART1 special mode register 3	U1SMR3	000X0X0X2
037216	UART1 special mode register 2	U1SMR2	X0000002
037316	UART1 special mode register	U1SMR	X0000002
037416	UART2 special mode register 4	U2SMR4	0016
037516	UART2 special mode register 3	U2SMR3	000X0X0X2
037616	UART2 special mode register 2	U2SMR2	X0000002
037716	UART2 special mode register	U2SMR	X0000002
037816	UART2 transmit/receive mode register	U2MR	0016
037916	UART2 bit rate generator	U2BRG	??16
037A16	UART2 transmit buffer register	U2TB	???????2
037B16			XXXXXXX?2
037C16	UART2 transmit/receive control register 0	U2C0	000010002
037D16	UART2 transmit/receive control register 1	U2C1	000000102
		LIGDD	
037E16	UART2 receive buffer register	U2RB	???????2

Note : The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit

? : Undefined



Under

Address	Register	Symbol	After reset
038016	Count start flag	TABSR	0016
038116	Clock prescaler reset flag	CPSRF	0XXXXXXX2
038216	One-shot start flag	ONSF	0016
038316	Trigger select register	TRGSR	0016
038416	Up-down flag	UDF	0016
038516			
038616	Timer A0 register	TA0	??16
038716	-		??16
038816	Timer A1 register	TA1	??16
038916			??16
038A16	Timer A2 register	TA2	??16
038B16			??16
038C16	Timer A3 register	TA3	??16
038D16			??16
038E16	Timer A4 register	TA4	??16
038F16			??16
039016	Timer B0 register	TB0	??16
039116			??16
039216	Timer B1 register	TB1	??16
039316	Timer D2 register		??16
039416 039516	Timer B2 register	TB2	??16
	Timor A0 modo register	TAOMR	??16
039616 039716	Timer A0 mode register Timer A1 mode register	TAUMR	0016
039716	Timer A2 mode register	TA1MR TA2MR	0016
039916	Timer A3 mode register	TA3MR	0016
039316 039A16	Timer A4 mode register	TA4MR	0016
039B16	Timer B0 mode register	TB0MR	00??00002
039C16	Timer B1 mode register	TB1MR	00?X00002
039D16	Timer B2 mode register	TB2MR	00?X00002
039E16	Timer B2 special mode register	TB2SC	XXXXXX002
039F16		18288	700000002
03A016	UART0 transmit/receive mode register	U0MR	0016
03A116	UARTO bit rate generator	U0BRG	??16
03A216	UART0 transmit buffer register	U0TB	????????
03A316			XXXXXXX?2
03A416	UART0 transmit/receive control register 0	U0C0	000010002
03A516	UART0 transmit/receive control register 1	U0C1	00000102
03A616	UART0 receive buffer register	U0RB	???????2
03A716	-		????XX?2
03A816	UART1 transmit/receive mode register	U1MR	0016
03A916	UART1 bit rate generator	U1BRG	??16
03AA16	UART1 transmit buffer register	U1TB	???????2
03AB16			XXXXXXX?2
03AC16	UART1 transmit/receive control register 0	U1C0	000010002
03AD16	UART1 transmit/receive control register 1	U1C1	00000102
03AE16	UART1 receive buffer register	U1RB	???????2
03AF16			????XX?2
03B016	UART transmit/receive control register 2	UCON	X0000002
03B116			
03B216			
03B316			
03B416			
03B516			
03B616 03B716			
	DMA0 request cause select register	DM0SL	0016
03B816	שויותי ובקעבטו נמטטב טבובנו ובטוטובו	DIVIUSL	
03B916 03BA16	DMA1 request cause select register	DM1SL	0016
03BA16 03BB16	שווארו וכקעבטו טמטטב טבובטו ובעוטובו	DIVITOL	
03BB16 03BC16	CPC data register	CRCD	??16
03BC16 03BD16	CRC data register		-
03BD16 03BE16	CRC input register	CRCIN	??16 ??16
03BE16 03BF16		UNUIN	::10
000110	e blank areas are reserved and cannot be used by users	I	-1

Note : The blank areas are reserved and cannot be used by users. X : Nothing is mapped to this bit ? : Undefined



Address	Register	Symbol	After reset
03C016 03C116	A-D register 0	ADO	???????2 XXXXXX??2
03C216 03C316	A-D register 1	AD1	???????? XXXXX??2
03C416	A-D register 2	AD2	???????2
03C516 03C616	A-D register 3	AD3	XXXXXX??2 ???????2
03C716 03C816	A-D register 4	AD4	XXXXXX??2 ???????2
03C916 03CA16	A-D register 5	AD5	XXXXXX??2 ???????2
03CB16 03CC16	A-D register 6	AD6	XXXXXX??2 ???????2
03CD16 03CE16	A-D register 7	AD7	XXXXXX??2 ???????2
03CF16 03D016			XXXXXX??2
03D116			
03D216 03D316			
03D416 03D516	A-D control register 2	ADCON2	0016
03D516 03D616	A-D control register 0	ADCON0	00000???2
03D716	A-D control register 1	ADCON1	0016
03D816	D-A register 0	DA0	??16
03D916 03DA16	D-A register 1	DA1	??16
03DA16			::10
03DC16	D-A control register	DACON	0016
03DD16			
03DE16	Port P14 control register	PC14 PUR3	XX00XXX2 0016
03DF16 03E016	Pull-up control register 3 Port P0 register	P0R3	??16
03E116	Port P1 register	P1	??16
03E216	Port P0 direction register	PD0	0016
03E316	Port P1 direction register	PD1	0016
03E416	Port P2 register	P2	??16
03E516 03E616	Port P3 register Port P2 direction register	P3 PD2	??16 0016
03E016	Port P3 direction register	PD3	0016
03E816	Port P4 register	P4	??16
03E916	Port P5 register	P5	??16
03EA16	Port P4 direction register	PD4	0016
03EB16	Port P5 direction register	PD5	0016
03EC16 03ED16	Port P6 register Port P7 register	P6 P7	??16 ??16
03EE16	Port P6 direction register	PD6	0016
03EF16	Port P7 direction register	PD7	0016
03F016	Port P8 register	P8	??16
03F116	Port P9 register	P9	??16
03F216	Port P8 direction register	PD8	00X00002
03F316	Port P9 direction register	PD9	0016
03F416	Port P10 register	P10	??16
03F516	Port P11 register Port P10 direction register	P11 PD10	??16
03F616 03F716	Port P11 direction register	PD10	0016 0016
03F716 03F816	Port P12 register	P12	??16
03F916	Port P13 register	P13	??16
03FA16	Port P12 direction register	PD12	0016
03FB16	Port P13 direction register	PD13	0016
03FC16	Pull-up control register 0	PUR0	0016
03FD16	Pull-up control register 1	PUR1	00000002 (Note 2)
	Dull up control register 2	DUD2	00000102

Note 1: The blank areas are reserved and cannot be used by users.

Pull-up control register 2

Note 1: The blank areas are reserved and cannot be used by users. Note 2: At hardware reset 1 or hardware reset 2, the register is as follows: • "00000002" where "L" is inputted to the CNVss pin • "000000102" where "H" is inputted to the CNVss pin At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:

 "000000002" where the PM01 to PM00 bits in the PM0 register are "002" (single-chip mode)
 "000000102" where the PM01 to PM00 bits in the PM0 register are "012" (memory expansion mode) or "112" (microprocessor mode)

X : Nothing is mapped to this bit

03FF16 Port control register

? · Undefined

03FE16



PUR2

PCR

0016

0016

Reset

There are four types of resets: a hardware reset, a software reset, an watchdog timer reset, and an oscillation stop detection reset.

Hardware Reset

There are two types of hardware resets: a hardware reset 1 and a hardware reset 2.

Hardware Reset 1

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 1.5.1). The oscillation circuit is initialized and the main clock starts oscillating. When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate.

Figure 1.5.1 shows the example reset circuit. Figure 1.5.2 shows the reset sequence. Table 1.5.1 shows the statuses of the other pins while the $\overrightarrow{\text{RESET}}$ pin is "L". Figure 1.5.3 shows the CPU register status after reset. Refer to "SFR" for SFR status after reset.

1. When the power supply is stable

- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
- (2) Supply a clock for 20 cycles or more to the XIN pin.
- (3) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

2. Power on

- (1) Apply an "L" signal to the RESET pin.
- (2) Let the power supply voltage increase until it meets the recommended operating condition.
- (3) Wait td(P-R) or more until the internal power supply stabilizes.
- (4) Supply a clock for 20 cycles or more to the XIN pin.
- (5) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

Hardware Reset 2

This reset is generated by the microcomputer's internal voltage detection circuit. The voltage detection circuit monitors the voltage supplied to the VCC1 pin.

If the VC26 bit in the VCR2 register is set to "1" (reset level detection circuit enabled), the microcomputer is reset when the voltage at the VCC1 input pin drops below Vdet3.

Similarly, if the VC25 bit in the VCR2 register is set to "1" (RAM retention limit detection circuit enabled), the microcomputer is reset when the voltage at the VCC1 input pin drops below Vdet2.

Conversely, when the input voltage at the Vcc1 pin rises to Vdet3 or more, the pins and the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. It takes about td(S-R) before the program starts running after Vdet3 is detected. The initialized pins and registers and the status thereof are the same as in hardware reset 1.

Set the CM10 bit in the CM1 register to "1" (stop mode) after setting the VC25 bit to "1" (RAM retention limit detection circuit enabled), and the microcomputer will be reset when the voltage at the VCC1 input pin drops below Vdet2 and comes out of reset when the voltage at the VCC1 input pin rises above Vdet3. During stop mode, the value set in the VC26 bit has no effect. Therefore, no reset is generated even when the input voltage at the VCC1 pin drops to Vdet3 or less.






Figure 1.5.1. Example Reset Circuit

Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.

Select the main clock for the CPU clock source, and set the PM03 bit to "1" with main clock oscillation satisfactorily stable.

At software reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.

At watchdog timer reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

Oscillation Stop Detection Reset

Where the CM27 bit in the CM2 register is "0" (reset at oscillation stop detection), the microcomputer initializes its pins, CPU and SFR, coming to a halt if it detects main clock oscillation circuit stop. Refer to the section "oscillation stop, re-oscillation detection function".

At oscillation stop detection reset, some SFR's are not initialized. Refer to the section "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.






Figure 1.5.2. Reset Sequence




Table 1.5.1. Pin Status When RESET Pin Level is "L"

Reset

	Status			
Pin name		CNVss = Vcc1		
	CNVss = Vss	BYTE = Vss	BYTE = Vcc	
P0	Input port	Data input	Data input	
P1	Input port	Data input	Input port	
P2, P3, P40 to P43	Input port	Address output (undefined)	Address output (undefined)	
P44	Input port	CS0 output ("H" is output)	CS0 output ("H" is output)	
P45 to P47	Input port	Input port (Pulled high)	Input port (Pulled high)	
P50	Input port	WR output ("H" is output)	WR output ("H" is output)	
P51	Input port	BHE output (undefined)	BHE output (undefined)	
P52	Input port	RD output ("H" is output)	RD output ("H" is output)	
P53	Input port	BCLK output	BCLK output	
P54	Input port	HLDA output (The output value depends on the input to the HOLD pin)	HLDA output (The output value depends on the input to the HOLD pin)	
P55	Input port	HOLD input	HOLD input	
P56	Input port	ALE output ("L" is output)	ALE output ("L" is output)	
P57	Input port	RDY input	RDY input	
P6, P7, P80 to P84, P86, P87, P9, P10	Input port	Input port	Input port	
P11, P12, P13, P140, P141 (Note)	Input port	Input port	Input port	

Note : P11, P12, P13, P140, P141 pins exist in 128-pin version.





Voltage Detection Circuit

The voltage detection circuit has circuits to monitor the input voltage at the VCc1 pin, each checking the input voltage with respect to Vdet2, Vdet3, and Vdet4, respectively. Use the VC25 to VC27 bits in the VCR2 register to select whether or not to enable these circuits.

Enable the RAM retention limit detection circuit when using hardware reset 2 in stop mode, or when using the WDC5 bit in the WDC register. The WDC5 bit indicates that the RAM is retained.

Use the reset level detection circuit for hardware reset 2.

The power supply down detection circuit can be set to detect whether the input voltage is equal to or greater than Vdet4 or less than Vdet4 by using the VC13 bit in the VCR1 register. Furthermore, a power supply down detection interrupt can be used.




Figure 1.5.4. Reset Circuit Block




Figure 1.5.5. WDC Register



	lo lo	Symbol VCR1	001916 000	0010002	
	l Ir	Bit symbol	Bit name	Function	RW
		(b2-b0)	Reserved bit	Must set to "0"	RW
		VC13	Power supply down monitor	0:VCC1 < Vdet4	RO
	ŀ		flag (Note 1)	1:Vcc1 Vdet4	D\A/
	·····	(b7-b4)	Reserved bit	Must set to "0" to "1" (power supply down dete	RW
supply dow	n detecti er does r	on circuit disa not change at	ble). software reset, watchdog timer 2 (Note 1) Address After re	bit in the VCR2 register is set to reset and oscillation stop detect eset (Note 6) 0016	a
	l l r	Ditawakat	Dit nome		DW
		Bit symbol	Bit name	Function	RW
		(b4-b0)	Reserved bit	Must set to "0" 0: Disable RAM retention limit	RW
		VC25	RAM retention limit detection monitor bit (Notes 3, 4, 7)	O: Disable RAM retention limit detection circuit I: Enable RAM retention limit detection circuit	RW/
		VC26	Reset level monitor bit (Notes 2, 3, 7)	0: Disable reset level detectio circuit 1: Enable reset level detectior circuit	RW
		VC27	Power supply down monitor bit (Note 5)	 0: Disable power supply down detection circuit 1: Enable power supply down detection circuit 	RW
lote 2: To use hard VC26 bit is becomes lo lote 4: To use the V (power supp enable). lote 6: This registel	lware res disabled wer than WDC5 bi /C13 bit oly down	eet 2, set the V set 2 in stop m in stop mode. Vdet3.) t in the WDC n in the VCR1 m detection inte ot change at se	/C26 bit to "1" (reset level detect ode, set the VC25 bit to "1" (R/ (The microcomputer is not res register, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer r	AM retention limit detection circu et even if the voltage input to Vo (RAM retention limit detection ci register are used or the D40 b to "1" (power supply down detec reset and oscillation stop detection	c1 pin rcuit en it is set tion circ
Note 2: To use hard VC26 bits becomes lo becomes lo Note 4: To use the V (power supp enable). Note 6: This register Note 7: The detection set to "1".	Iware res Iware res disabled wer than WDC5 bi /C13 bit oly down r does no on circuit	et 2, set the V et 2 in stop m in stop mode. Vdet3.) tin the WDC 1 in the VCR1 m detection inte ot change at so does not start	/C26 bit to "1" (reset level detect ode, set the VC25 bit to "1" (R/ (The microcomputer is not res register, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer r t operation until td(E-A) elapses	ction circuit enable). AM retention limit detection circu et even if the voltage input to Vo (RAM retention limit detection ci T register are used or the D40 b to "1" (power supply down detect eset and oscillation stop detections after the VC25 bit, VC26 bit, or	c1 pin rcuit en it is set tion circ
Note 2: To use hard VC26 bits becomes lo becomes lo Note 4: To use the V (power supp enable). Note 6: This register Note 7: The detection set to "1".	Iware res Iware res disabled wer than WDC5 bi /C13 bit oly down r does no on circuit	et 2, set the V et 2 in stop m in stop mode. Vdet3.) tin the WDC 1 in the VCR1 m detection inte ot change at so does not start	/C26 bit to "1" (reset level detect ode, set the VC25 bit to "1" (R/ (The microcomputer is not res register, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer r t operation until td(E-A) elapses terrupt register (Note 1) Address Afte	ction circuit enable). AM retention limit detection circu et even if the voltage input to Vo (RAM retention limit detection ci T register are used or the D40 b to "1" (power supply down detect eset and oscillation stop detections after the VC25 bit, VC26 bit, or	c1 pin rcuit en it is set tion circ
Note 2: To use hard VC26 bits becomes lo becomes lo Note 4: To use the V (power supp enable). Note 6: This register Note 7: The detection set to "1".	Iware res Iware res disabled wer than WDC5 bi /C13 bit oly down r does no on circuit	et 2, set the V tet 2 in stop m in stop mode. Vdet3.) t in the WDC 1 in the VCR1 m detection inte ot change at s does not start detection int Symbol	/C26 bit to "1" (reset level detect ode, set the VC25 bit to "1" (R/ (The microcomputer is not res register, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer r t operation until td(E-A) elapses terrupt register (Note 1) Address Afte	ction circuit enable). AM retention limit detection circu et even if the voltage input to Vo (RAM retention limit detection ci T register are used or the D40 b to "1" (power supply down detect eset and oscillation stop detect is after the VC25 bit, VC26 bit, or r reset 1016	c1 pin rcuit en it is set tion circ
lote 2: To use hard VC26 bit si becomes lo becomes lo lote 4: To use the V lote 5: Where the V (power supp enable). lote 6: This register lote 7: The detection set to "1".	Iware res Iware res disabled wer than WDC5 bi /C13 bit oly down r does no on circuit	et 2, set the V et 2 in stop m in stop mode. Vdet3.) ti n the VDC 1 in the VCR1 m detection inte ot change at so does not stard letection int Symbol D4INT	/C26 bit to "1" (reset level detect ode, set the VC25 bit to "1" (R/ (The microcomputer is not restregister, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer rist operation until td(E-A) elapses terrupt register (Note 1) Address Afte 001F16 001F16 0 Bit name Power supply down detection	ction circuit enable). AM retention limit detection circu et even if the voltage input to Vo (RAM retention limit detection ci T register are used or the D40 b to "1" (power supply down detect eset and oscillation stop detect s after the VC25 bit, VC26 bit, or r reset	c1 pin rcuit en it is set ttion circ on reset VC27 t
lote 2: To use hard VC26 bit si becomes lo lote 4: To use the V lote 5: Where the V (power supp enable). lote 6: This register lote 7: The detection set to "1".	Iware res Iware res disabled wer than WDC5 bi /C13 bit oly down r does no on circuit	et 2, set the V et 2 in stop m in stop mode. Vdet3.) tin the VDC 1 in the VCR1 m detection inte of change at s does not stard letection int Symbol D4INT <u>Bit symbol</u> D40	/C26 bit to "1" (reset level detect ode, set the VC25 bit to "1" (R/ (The microcomputer is not res register, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer r t operation until td(E-A) elapses terrupt register (Note 1) Address Afte 001F16 0 Bit name Power supply down detection interrupt enable bit (Note 5)	tion circuit enable). AM retention limit detection circu- et even if the voltage input to Vo (RAM retention limit detection ci T register are used or the D40 b to "1" (power supply down detect esset and oscillation stop detections after the VC25 bit, VC26 bit, or r reset 016 Function 0 : Disable 1 : Enable	C1 pin rcuit en it is set ttion circo on reset VC27 t
lote 2: To use hard VC26 bit si becomes lo lote 4: To use the V lote 5: Where the V (power supp enable). lote 6: This register lote 7: The detection set to "1".	Iware res Iware res disabled wer than WDC5 bi /C13 bit oly down r does no on circuit	et 2, set the V tet 2 in stop m in stop mode. Vdet3.) t in the VDC 1 in the VCR1 m detection inte ot change at so does not stard letection inti Symbol D4INT Bit symbol	/C26 bit to "1" (reset level detect ode, set the VC25 bit to "1" (R/ (The microcomputer is not restregister, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer r to oftware reset, watchdog timer r to operation until td(E-A) elapses terrupt register (Note 1) Address Afte 001F16 Bit name Power supply down detection	ction circuit enable). AM retention limit detection circue et even if the voltage input to Vol- (RAM retention limit detection cir- T register are used or the D40 b to "1" (power supply down detect reset and oscillation stop detect is after the VC25 bit, VC26 bit, or r reset 1016 Function 0 : Disable	C1 pin rcuit en it is set ttion circo on reset VC27 t
lote 2: To use hard VC26 bit si becomes lo lote 4: To use the V lote 5: Where the V (power supp enable). lote 6: This register lote 7: The detection set to "1".	Iware res Iware res disabled wer than WDC5 bi /C13 bit oly down r does no on circuit	et 2, set the V et 2 in stop m in stop mode. Vdet3.) tin the VDC 1 in the VCR1 m detection inte of change at s does not stard letection int Symbol D4INT <u>Bit symbol</u> D40	/C26 bit to "1" (reset level detect ode, set the VC25 bit to "1" (R/ (The microcomputer is not res register, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer r t operation until td(E-A) elapses terrupt register (Note 1) Address Afte 001F16 0 Bit name Power supply down detection interrupt enable bit (Note 5) STOP mode deactivation control bit	tion circuit enable). AM retention limit detection circue et even if the voltage input to Vo (RAM retention limit detection ci T register are used or the D40 b to "1" (power supply down detect esset and oscillation stop detection s after the VC25 bit, VC26 bit, or r reset 016 Function 0 : Disable 1 : Enable 0: Disable (do not use the power supply down detection interrupt to get out of stop mode) 1: Enable (use the power supply down detection interrupt to get	ct pin rcuit en it is set tition circ on reset VC27 t RW RW
lote 2: To use hard VC26 bit si becomes lo lote 4: To use the V lote 5: Where the V (power supp enable). lote 6: This register lote 7: The detection set to "1".	Iware res Iware res disabled wer than WDC5 bi /C13 bit oly down r does no on circuit	et 2, set the V et 2 in stop m in stop mode. Vdet3.) ti n the VDC 1 in the VCR1 m detection inte ot change at se does not start letection inti Symbol D4INT Bit symbol D40	/C26 bit to "1" (reset level detect orde, set the VC25 bit to "1" (R/ (The microcomputer is not res register, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer r t operation until td(E-A) elapses terrupt register (Note 1) Address Afte 001F16 0 Bit name Power supply down detection interrupt enable bit (Note 5) STOP mode deactivation control bit (Note 4) Power supply change	tion circuit enable). AM retention limit detection circue et even if the voltage input to Voltage (RAM retention limit detection cir- T register are used or the D40 b to "1" (power supply down detection esset and oscillation stop detection s after the VC25 bit, VC26 bit, or r reset 016 Function 0 : Disable 1 : Enable 0: Disable (do not use the power supply down detection interrupt to get out of stop mode) 1: Enable (use the power supply down detection interrupt to get out of stop mode) 0: Not detected	ct pin rcuit en it is set ttion circ on reset VC27 f RW RW RW
lote 2: To use hard VC26 bit si becomes lo lote 4: To use the V lote 5: Where the V (power supp enable). lote 6: This register lote 7: The detection set to "1".	Iware res Iware res disabled wer than WDC5 bi /C13 bit oly down r does no on circuit	et 2, set the V tet 2 in stop mole. In stop mode. Vdet3.) t in the WDC 1 in the WDC 1 in the VCR1 m detection inte of change at s does not start does not start Bit symbol D40 D41 D41	/C26 bit to "1" (reset level detect ode, set the VC25 bit to "1" (R/ (The microcomputer is not res register, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer r t operation until td(E-A) elapses terrupt register (Note 1) Address Afte 001F16 0 Bit name Power supply down detection interrupt enable bit (Note 5) STOP mode deactivation control bit (Note 4) Power supply change detection flag (Note 2)	ction circuit enable). AM retention limit detection circue et even if the voltage input to Vol- (RAM retention limit detection cir- T register are used or the D40 b to "1" (power supply down detect esset and oscillation stop detection s after the VC25 bit, VC26 bit, or r reset 016 Function 0 : Disable 1 : Enable 0: Disable (do not use the power supply down detection interrupt to get out of stop mode) 1 : Enable (use the power supply down detection interrupt to get out of stop mode) 0: Not detected 1: Vdet4 passing detection 0: Not detected 1: Detected b5b4 00 : CPU clock divided by 8	C1 pin rcuit en it is set ttion circ on reset VC27 t VC27 t VC27 t RW (Note 3) RW
lote 2: To use hard VC26 bit si becomes lo lote 4: To use the V lote 5: Where the V (power supp enable). lote 6: This register lote 7: The detection set to "1".	Iware res Iware res disabled wer than WDC5 bi /C13 bit oly down r does no on circuit	et 2, set the V tet 2 in stop m in stop mode. Vdet3.) t in the WDC 1 in the VCR1 m detection inte ot change at s does not start does not start Bit symbol D41 D41 D42 D42 D43	/C26 bit to "1" (reset level detect orde, set the VC25 bit to "1" (R/ (The microcomputer is not res register, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer r t operation until td(E-A) elapses terrupt register (Note 1) Address Afte 001F16 0 Bit name Power supply down detection interrupt enable bit (Note 5) STOP mode deactivation control bit (Note 4) Power supply change detection flag (Note 2) WDT overflow detect flag	tion circuit enable). AM retention limit detection circu- et even if the voltage input to Vol- (RAM retention limit detection cir- T register are used or the D40 b to "1" (power supply down detect esset and oscillation stop detection s after the VC25 bit, VC26 bit, or r reset 016 Function 0 : Disable 1 : Enable 0 : Disable (do not use the power supply down detection interrupt to get out of stop mode) 1 : Enable 0 : Disable (do not use the power supply down detection interrupt to get out of stop mode) 1 : Enable (use the power supply down detection interrupt to get out of stop mode) 0 : Not detected 1 : Detected b5b4	Ct pin rcuit en it is set tition circ on reset VC27 f VC27 f RW RW (Note 3) RW (Note 3)
lote 2: To use hard VC26 bit si becomes lo lote 4: To use the V lote 5: Where the V (power supp enable). lote 6: This register lote 7: The detection set to "1".	Iware res Iware res disabled wer than WDC5 bi /C13 bit oly down r does no on circuit	et 2, set the V et 2, in stop m in stop mode. Vdet3.) in the VDC 1 in the VDC 1 in the VCR1 m detection inte ot change at s does not start does not start does not start Bit symbol D41 D40 D41 D42 D42 D43 DF0	/C26 bit to "1" (reset level detect orde, set the VC25 bit to "1" (R/ (The microcomputer is not res register, set the VC25 bit to "1" egister and D42 bit in the D4IN rrupt enable), set the VC27 bit oftware reset, watchdog timer r t operation until td(E-A) elapses terrupt register (Note 1) Address Afte 001F16 0 Bit name Power supply down detection interrupt enable bit (Note 5) STOP mode deactivation control bit (Note 4) Power supply change detection flag (Note 2) WDT overflow detect flag	ction circuit enable). AM retention limit detection circuit et even if the voltage input to Voltage (RAM retention limit detection circuit register are used or the D40 b to "1" (power supply down detection esset and oscillation stop detection after the VC25 bit, VC26 bit, or preset 016 Function 0 : Disable 1 : Enable 0: Disable (do not use the power supply down detection interrupt to get out of stop mode) 1: Enable 0: Disable (do not use the power supply down detection interrupt to get out of stop mode) 1: Enable (use the power supply down detection interrupt to get out of stop mode) 0: Not detected 1: Vdet4 passing detection 0: Not detected 1: Detected b5b4 00: CPU clock divided by 8 01: CPU clock divided by 32 11: CPU clock divided by 46	C1 pin rcuit en it is set ttion circ on reset VC27 t VC27 t VC27 t RW RW (Note 3) RW (Note 3)

Figure 1.5.6. VCR1 Register, VCR2 Register, and D4INT Register






Figure 1.5.7. Typical Operation of Hardware Reset 2



Power Supply Down Detection Interrupt

A power supply down detection interrupt request is generated when the input voltage at the VCC1 pin rises to Vdet4 or more or drops below Vdet4 while the D40 bit in the D4INT register is set to "1" (power supply down detection interrupt enable). The power supply down detection interrupt shares the interrupt vector with the watchdog timer interrupt and oscillation stop, re-oscillation detection interrupt.

To use the power supply down detection interrupt to get out of stop mode, set the D41 bit in the D4INT register to "1" (enable).

The D42 bit in the D4INT register becomes "1" when passing through Vdet4 is detected after the voltage inputted to the Vcc1 pin is up or down.

A power supply down detection interrupt is generated when the D42 bit changes state from "0" to "1". The D42 bit needs to be set to "0" in a program. However, where the D41 bit is "1" and the stop mode is selected, the power supply down detection interrupt request arises, and the microcomputer is reset from the stop mode with no regard for the status of D42 bit if it is detected that the voltage applied to the VCC1 pin has increased, passing through Vdet4.

Table 1.5.2 shows the power supply down detection interrupt request generation conditions.

It is possible to set the sampling clock detecting that the voltage applied to the Vcc1 pin has passed through Vdet4 with the DF1 to DF0 bits of D4INT register. Table 1.5.3 shows sampling clock periods.

	Bit, Vdet4 passing detection, operation mode condition						Power supply down detection	
VC27 bit	D40 bit	Vdet4 passing detection	D42 bit	D41 bit	VC13 bit	Operation mode (Notes 1, 2)	Interrupt request	
0	—	—		—	_	—	Not generated	
1	0	—	—	—	—	—		
	1	Not detected	—	—	—	—		
		Detected	From 0 to 1	0	—	Normal, wait	Generated	
						Stop	Not generated	
				1	—	—	Generated	
			From 1 to 1	0	—	—	Not generated	
			From 0 to 1	Normal, wait				
				(Up)	Stop	Generated		
					From 1 to 0 (Down)	_	Not generated	

Table 1.5.2. Power Supply Down Detection Interrupt Request Generation Conditions

Note 1: The status except the wait mode and stop mode is handled as the normal mode.(Refer to "Clock generating circuit") Note 2: Refer to "Limitations on stop mode", "Limitations on wait mode".

Table 1.5.3. Sampling Clock Periods

CPU clock		Sampling c	lock (µs)	
(MHz)	divided by 8	divided by 16	divided by 32	divided by 64
16	1.5	3.0	6.0	12.0

Precautions

1. Limitations on Stop Mode

If the CM10 bit in the CM1 register is set to "1" (stop mode) when the VC13 bit in the VCR1 register is "1" (VCC1 \geq Vdet4) while the VC27 bit in the VCR2 register is "1" (power supply down detection circuit enable) and the D40 bit in the D4INT register is "1" (power supply down detection interrupt enable) and D41 bit in the D4INT register is "1" (power supply down detection interrupt enable) and D41 bit in the D4INT register is "1" (power supply down detection interrupt enable) and D41 bit in the D4INT register is "1" (power supply down detection interrupt is used to get out of stop mode), a power supply down detection interrupt is immediately generated, causing the microcomputer to exit stop mode. In systems where the microcomputer enters stop mode when the input voltage at the VCC1 pin drops below Vdet4 and exits stop mode when the input voltage rises to Vdet4 or more, make sure the CM10 bit is set to "1" when VC13 bit is "0" (VCC1 < Vdet4).



2. Limitations on WAIT Instruction

If the WAIT instruction is executed when the VC13 bit in the VCR1 register is "1" (VCC1 \geq Vdet4) while the VC27 bit in the VCR2 register is "1" (power supply down detection circuit enable) and the D40 bit in the D4INT register is "1" (power supply down detection interrupt enable), a power supply down detection interrupt is immediately generated, causing the microcomputer to exit wait mode.

In systems where the microcomputer enters wait mode when the input voltage at the VCC1 pin drops below Vdet4 and exits wait mode when the input voltage rises to Vdet4 or more, make sure the WAIT instruction is executed when VC13 bit is "0" (VCC1 < Vdet4).




Figure 1.5.8. Power Supply Down Detection Interrupt Generation Block




Figure 1.5.9. Power Supply Down Detection Interrupt Generation Circuit Operation Example



Processor Mode

(1) Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. Table 1.6.1 shows the features of these processor modes.

Table 1.6.1. Features of Processor Modes

Processor modes	Access space	Pins which are assigned I/O ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins
Memory expansion mode	SFR, internal RAM, internal ROM, external area (Note)	Some pins serve as bus control pins (Note)
Microprocessor mode	SFR, internal RAM, external area (Note)	Some pins serve as bus control pins (Note)

Note : Refer to "Bus".

(2) Setting Processor Modes

Processor mode is set by using the CNVss pin and the PM01 to PM00 bits in the PM0 register. Table 1.6.2 shows the processor mode after hardware reset. Table 1.6.3 shows the PM01 to PM00 bit set values and processor modes.

Table 1.6.2. Processor Mode After Hardware Reset

CNVSS pin input level	Processor mode
Vss	Single-chip mode
Vcc1 (Note 1, Note 2)	Microprocessor mode

Note 1: If the microcomputer is reset in hardware by applying VCC1 to the CNVSS pin (hardware reset 1 or hardware reset 2), the internal ROM cannot be accessed regardless of PM10 to PM00 bits.

Note 2: The multiplexed bus cannot be assigned to the entire CS space.

Table 1.6.3. PM01 to PM00 Bits Set Values and Processor Modes

PM01 to PM00 bits	Processor modes
002	Single-chip mode
012	Memory expansion mode
102	Must not be set
112	Microprocessor mode

Rewriting the PM01 to PM00 bits places the microcomputer in the corresponding processor mode regardless of whether the input level on the CNVss pin is "H" or "L". Note, however, that the PM01 to PM00 bits cannot be rewritten to "012" (memory expansion mode) or "112" (microprocessor mode) at the same time the PM07 to PM02 bits are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.

If the microcomputer is reset in hardware by applying VCC1 to the CNVss pin (hardware reset 1 or hardware reset 2), the internal ROM cannot be accessed regardless of PM01 to PM00 bits.

Figures 1.6.1 and 1.6.2 show the registers associated with processor modes. Figure 1.6.3 show the memory map in single chip mode.



07 b6 b5 b4 b3 b2 b1 b0	Symbol PM0		After reset (Note 4) 0000002 (CNVss pin = "L") 0000112 (CNVss pin = "H")	
	Bit symbol	Bit name	Function	RW
	PM00	Processor mode bit (Note 4)	0 0: Single-chip mode 0 1: Memory expansion mode	RW
	PM01		1 0: Must not be set 1 1: Microprocessor mode	RW
	PM02	R/W mode select bit (Note 2)	0 : <u>RD,BHE,WR</u> 1 : RD,WRH,WRL	RW
	PM03	Software reset bit	Setting this bit to "1" resets the microcomputer. When read, its content is "0".	RW
	PM04	Multiplexed bus space select bit (Note 2)	0 0 : Multiplexed bus is unused (Separate bus in the entire CS space)	RW
	PM05		0 1 : Allocated to <u>CS2</u> space 1 0 : Allocated to CS1 space 1 1 : Allocated to the entire <u>CS</u> space (Note 3)	RW
	PM06	Port P40 to P43 function select bit (Note 2)	0 : Address output 1 : Port function (Address is not output)	RW
	PM07	BCLK output disable bit (Note 2)	0 : BCLK is output 1 : BCLK is not output (Pin is left high-impedance)	RW
Note 2: Effective when the I mode). Note 3: To set the PM01 to the entire CS space CNVss pin is held " If the PM05 to PM0	PM01 to PM00 PM00 bits are), apply an "H H" (= Vcc1), d 4 bits are set t	e "012" and the PM05 to PM0 " signal to the BYTE pin (ext o not rewrite the PM05 to PI	by expansion mode) or "112" (microp 04 bits are "112" (multiplexed bus ass ternal data bus is 8 bits wide). While t M04 bits to "112" after reset. ansion mode, P31 to P37 and P40 to F	ignec the

Figure 1.6.1. PM0 Register



b7 b6 b5	b4 b3 b2 b	b1 b0	Symbol PM1		After reset)X0010002	
		i ir	Bit symbol	Bit name	Function	RW
· · · · · · · · · · · · · · · · · · ·		PM10	CS2 area switch bit (data block enable bit) (Note 2)	0: 0800016 to 26FFF16 (block A disable) 1: 1000016 to 26FFF16 (block A enable)	RW	
		PM11	Port P37 to P34 function select bit (Note 3)	0 : Address output) 1 : Port function	RW	
			PM12	Watchdog timer function select bit	0 : Watchdog timer interrupt 1 : Watchdog timer reset (Note 4)	RW
			PM13	Internal reserved area expansion bit	See Note 6	RW
			PM14	Memory area expansion bit (Note 3)	0 0 : 1 Mbyte mode (Do not expand) 0 1 : Must not be set	RW
			PM15		1 0 : Must not be set 1 1 : 4 Mbyte mode	RW
			(b6)	Reserved bit	Should be set to "0".	RW
			PM17	Wait bit (Note 5)	0 : No wait state 1 : With wait state (1 wait)	RW
Note 2: Fo co Fl Note 3: E m Note 4: P Note 5: W	or the mask F ontrols block a MR01 bit in th ffective when lode). M12 bit is set /hen PM17 bit ternal ROM, Si area is alw	ROM N A by e he FM t to "1' it is se or an vays a Y sign	version, this bit enabling or disa R0 register is ' 'M01 to PM00 ' by writing a "~ et to "1" (with w external area. ccessed with c al is used or m	abling it. However, the PM10 "1" (CPU rewrite mode). bits are set to "012" (memory 1" in a program. (Writing a "0 vait state), one wait state is in f the CSiW bit (i = 0 to 3) in one or more wait states rega	flash memory version, the PM10 bit a 0 bit is automatically set to "1" when the y expansion mode) or "112" (micropro 0" has no effect.) nserted when accessing the internal f the CSR register is "0" (with wait stat rolless of whether the PM17 bit is set CSiW bit to "0" (with wait state).	he ocesso RAM, te), th
C W	he access are	ea is c	• •			
C W	he access are		PM13=0		PM13=1	
C W Note 6: T	he access are		PM13=0		PM13=1 The entire area is usable	
C W Note 6: TI Access a	he access are area RAM Up to	o addr	PM13=0 esses 0040016		The entire area is usable	

Figure 1.6.2. PM1 Register






Figure 1.6.3. Memory Map in Single Chip Mode



Bus

Bus

During memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input/output to and from external devices. These bus control pins include A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , \overline{WRL}/WR , $\overline{WRH}/\overline{BHE}$, ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} and BCLK.

Bus Mode

The bus mode, either multiplexed or separate, can be selected using the PM05 to PM04 bits.

Separate Bus

In this bus mode, data and address are separate.

Multiplexed Bus

In this bus mode, data and address are multiplexed. If the data bus is 8 bits wide, D0 to D7 and A0 to A7 are multiplexed. If the data bus is 16 bits wide, D0 to D7 and A1 to A8 are multiplexed, with D8 to D15 not multiplexed. In this case, external devices connecting to the multiplexed bus are mapped to the even addresses of the microcomputer.



Bus Control

Bus

The following describes the signals needed for accessing external devices and the functionality of software wait.

(1) Address Bus

The address bus consists of 20 lines, A0 to A19. The address bus width can be chosen to be 12, 16 or 20 bits by using the PM06 bit in the PM0 register and the PM11 bit in the PM1 register. Table 1.7.1 shows the PM06 and PM11 bit set values and address bus widths.

Set value(Note)	Pin function	Address bus wide	
PM11=1	P34 to P37	12 bits	
PM06=1	P40 to P43		
PM11=0	A12 to A15	16 bits	
PM06=1	P40 to P43		
PM11=0	A12 to A15	20 bits	
PM06=0	A16 to A19		

Table 1.7.1. PM06 and PM11 Bits Set Value and Address Bus Width

Note 1: No values other than those shown above can be set.

When processor mode is changed from single-chip mode to memory extension mode, the address bus is indeterminate until any external area is accessed.

(2) Data Bus


When input on the BYTE pin is high, 8 lines D0 to D7 comprise the data bus; when input on the BYTE pin is low, 16 lines D0 to D15 comprise the data bus.

Do not change the input level on the BYTE pin while in operation.

(3) Chip Select Signal


The chip select (hereafter referred to as the \overline{CSi}) signals are output from the \overline{CSi} (i = 0 to 3) pins. These pins can be chosen to function as I/O ports or as \overline{CS} by using the CSi bit in the CSR register. Figure 1.7.1 shows the CSR register.

During 1 Mbyte mode, the external area can be separated into up to 4 by the \overline{CSi} signal which is output from the \overline{CSi} pin. During 4 Mbyte mode, \overline{CSi} signal or bank number is output from the \overline{CSi} pin. Refer to "Memory space expansion function". Figure 1.7.2 shows the example of address bus and \overline{CSi} signal output in 1 Mbyte mode.





Bus





Bus

(4) Read and Write Signals

When the data bus is 16 bits wide, the read and write signals can be chosen to be a combination of \overline{RD} , \overline{BHE} and \overline{WR} or a combination of \overline{RD} , \overline{WRL} and \overline{WRH} by using the PM02 bit in the PM0 register. When the data bus is 8 bits wide, use a combination of \overline{RD} , \overline{WR} and \overline{BHE} .

Table 1.7.2 shows the operation of \overline{RD} , \overline{WRL} , and \overline{WRH} signals. Table 1.7.3 shows the operation of operation of \overline{RD} , \overline{WR} , and \overline{BHE} signals.

Table 1.7.2. Operation of RD, WRL and WRH Signals

Data bus width	RD	WRL	WRH	Status of external data bus		
	L	Н	Н	Read data		
16-bit	Н	L	Н	Write 1 byte of data to an even address		
= "L")	H H L Write 1 byte of data to an odd address		Write 1 byte of data to an odd address			
H L L Write da		Write data to both even and odd addresses				

Table 1.7.3. Operation of RD, WR and BHE Signals

Data bus width	RD	WR	BHE	A0	Status of external data bus		
	Н	L	L	Н	Write 1 byte of data to an odd address		
	L	Н	L	Н	Read 1 byte of data from an odd address		
(BYTE pin input L	Н	L	Н	L	Write 1 byte of data to an even address		
	L	Н	Н	L	Read 1 byte of data from an even address		
	Н	L	L	L	Write data to both even and odd addresses		
	L	Н	L	L	Read data from both even and odd addresses		
8-bit (BYTE pin	Н	L	— (Note)	H or L	Write 1 byte of data		
input = "H")	L	Н	— (Note)	H or L	Read 1 byte of data		

Note : Do not use.

(5) ALE Signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.

When BYTE pin input = "H"	When BYTE pin input = "L"
ALE	ALE
Ao/Do to A7/D7 Address Data	Ao X Address X
As to A19 Address (Note)	A1/D0 to A8/D7
	A9 to A19
Note : If the entire \overline{CS} space is assigned a multiplexed bus,	these pins function as I/O ports.

Figure 1.7.3. ALE Signal, Address Bus, Data Bus



(6) The RDY Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input on the $\overline{\text{RDY}}$ pin is asserted low at the last falling edge of BCLK of the bus cycle, one wait state is inserted in the bus cycle. While in a wait state, the following signals retain the state in which they were when the $\overline{\text{RDY}}$ signal was acknowledged.

A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , \overline{WRL} , \overline{WRH} , \overline{WR} , \overline{BHE} , ALE, \overline{HLDA}

Then, when the input on the $\overline{\text{RDY}}$ pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 1.7.4 shows example in which the wait state was inserted into the read cycle by the $\overline{\text{RDY}}$ signal. To use the $\overline{\text{RDY}}$ signal, set the corresponding bit (CS3W to CS0W bits) in the CSR register to "0" (with wait state). When not using the $\overline{\text{RDY}}$ signal, process the $\overline{\text{RDY}}$ pin as an unused pin.




Figure 1.7.4. Example in which Wait State was Inserted into Read Cycle by RDY Signal



(7) Hold Signal

Bus

This signal is used to transfer control of the bus from the CPU or DMA to an external circuit. When input on the \overline{HOLD} pin is asserted "L", the microcomputer goes to a hold state after completing the bus access then in progress. While the \overline{HOLD} pin is held "L", the microcomputer remains in a hold state, outputting a low signal from the \overline{HLDA} pin.

Table 1.7.4 shows the microcomputer status in the hold state.

Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence.

HOLD > DMAC > CPU

Figure 1.7.5. Bus-using Priorities

Table 1.7.4. Microcomputer Status in Hold State

Ite	m	Status		
BCLK		Output		
A ₀ to A ₁₉ , D ₀ to D ₁₅ , $\overline{CS0}$ to $\overline{CS3}$,	RD, WRL, WRH, WR, BHE	High-impedance		
I/O ports P0, P1, P3, P4(Note 2)		High-impedance		
P6 to P14(Note 1)		Maintains status when hold signal is received		
HLDA		Output "L"		
Internal peripheral circuits		ON (but watchdog timer stops)		
ALE signal		Undefined		

Note 1: P11 to P14 are included in the 128-pin version.

Note 2: When I/O port function is selected.

(8) BCLK Output

If the PM07 bit in the PM0 register is set to "0" (output enable), a clock with the same frequency as that of the CPU clock is output as BCLK from the BCLK pin. Refer to "CPU clock and pheripheral clock".



Bus

Table 1.7.5. Pin Functions for Each Processor Mode

Processor mode		Memor	Memory expansion mode						
PM05–PM04 bits		002(separate bus)		others are for 102(CS1 is for mu	012(CS2 is for multiplexed bus and others are for separate bus) 102(CS1 is for multiplexed bus and others are for separate bus)				
Data bus w	idth	8 bits	16 bits	8 bits	16 bits	8 bits			
BYTE pin		"H"	"L"	"H"	"L"	"H"			
P00 to P07		Do to D7	Do to D7	Do to D7	Do to D7	I/O ports			
P10 to P17		I/O ports	D8 to D15	I/O ports	D8 to D15	I/O ports			
P20		Ao	Ao	A0/D0(Note 2)	Ao	Ao/Do			
P21 to P27		A1 to A7	A1 to A7	A1 to A7/D1 to D7 (Note 2)	A1 to A7/D0 to D6 (Note 2)	A1 to A7/D1 to D7			
P30		A8	A8	A8	A8/D7(Note 2)	A8			
P31 to P33		A9 to A11	-1	I		I/O ports			
P34 to P37	PM11=0	A12 to A15				I/O ports			
	PM11=1	I/O ports	Į						
P40 to P43	PM06=0	A16 to A19	I/O ports						
	PM06=1	I/O ports							
P44	CS0=0	I/O ports							
	CS0=1	CS0							
P45	CS1=0	I/O ports							
	CS1=1	CS1							
P46	CS2=0	I/O ports							
	CS2=1	CS2							
P47	CS3=0	I/O ports							
	CS3=1	CS3							
P50	PM02=0	WR							
	PM02=1	— (Note 3)	WRL	(Note 3)	WRL	— (Note 3)			
P51	PM02=0	BHE	·			1			
	PM02=1	(Note 3)	— (Note 3)						
P52		RD		1		1			
P53		BCLK							
P54		HLDA							
P55		HOLD							
P56		ALE							
P57		RDY							

I/O ports: Function as I/O ports or peripheral function I/O pins.

Note 1: To set the PM01 to PM00 bits are set to "012" and the PM05 to PM04 bits are set to "112" (multiplexed bus assigned to the entire CS space), apply "H" to the BYTE pin (external data bus 8 bits wide). While the CNVss pin is held "H" (= Vcc1), do not rewrite the PM05 to PM04 bits are set to "112" during memory expansion mode, P31 to P37 and P40 to P43 become I/O ports, in which case the accessible area for each CS is 256 bytes.

Note 2: In separate bus mode, these pins serve as the address bus.

Note 3: If the data bus is 8 bits wide, make sure the PM02 bit is set to "0" (\overline{RD} , \overline{BHE} , \overline{WR}).



Bus

(9) External Bus Status When Internal Area Accessed

Table 1.7.6 shows the external bus status when the internal area is accessed.

r					
Item		SFR accessed	Internal ROM, RAM accessed		
A0 to A19		Address output	Maintain status before accessed		
			address of external area or SFR		
Do to D15	When read	High-impedance	High-impedance		
	When write Output data		Undefined		
RD, WR, WI	RL, WRH	RD, WR, WRL, WRH output	Output "H"		
BHE		BHE output	Maintain status before accessed		
			status of external area or SFR		
$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$		Output "H"	Output "H"		
ALE		Output "L"	Output "L"		

Table 1.7.6. External Bus Status When Internal Area Accessed

(10) Software Wait

Software wait states can be inserted by using the PM17 bit in the PM1 register, the CS0W to CS3W bits in the CSR register, and the CSE register.

To use the RDY signal, set the corresponding CS3W to CS0W bit to "0". Figure 1.7.6 shows the CSE register. Table 1.7.7 shows the software wait related bits and bus cycles. Figure 1.7.7 and 1.7.8 show the typical bus timings using software wait.




Figure 1.7.6. CSE Register



Area	Bus mode	PM1 register PM17 bit	CSR register CS3W bit (Note 1) CS2W bit (Note 1) CS1W bit (Note 1) CS0W bit (Note 1)	CSE register CSE31W to CSE30W bit CSE21W to CSE20W bit CSE11W to CSE10W bit CSE01W to CSE00W bit	Software wait	Bus cycle
Internal		0			No wait	1 BCLK cycle (Note 3)
RAM, ROM		1		_	1 wait	2 BCLK cycles
		0		002	No wait	1 BCLK cycle (read)
		0	I	002	NO wait	2 BCLK cycles (write)
	Separate bus		0	002	1 wait	2 BCLK cycles (Note 3)
			0	012	2 waits	3 BCLK cycles
External area			0	102	3 waits	4 BCLK cycles
		1	1	002	1 wait	2 BCLK cycles
			0	002	1 wait	3 BCLK cycles
	Multiplexed bus		0	012	2 waits	3 BCLK cycles
	(Note 2)		0	102	3 waits	4 BCLK cycles
		1	0	002	1 wait	3 BCLK cycles

Note 1: To use the RDY signal, set this bit to "0". Note 2: To access in multiplexed bus mode, set the corresponding bit of CS0W to CS3W to "0" (with wait state). Note 3: After reset, the PM17 bit is set to "0" (without wait state), all of the CS0W to CS3W bits are set to "0" (with wait state), and the CSE register is set to "0016" (one wait state for CS0 to CS3). Therefore, the internal RAM and internal ROM are accessed with no wait states, and all external areas are accessed with one wait state.










Figure 1.7.7. Typical Bus Timings Using Software Wait (1)








Figure 1.7.8. Typical Bus Timings Using Software Wait (2)



Memory Space Expansion Function

The following describes a memory space extension function.

During memory expansion or microprocessor mode, the memory space expansion function allows the access space to be expanded using the appropriate register bits.

Table 1.8.1 shows the way of setting memory space expansion function, memory spaces.

T -11-404	The Mars (0 -			
I able 1.8.1.	The Way of Se	ting Memory Sp	bace Expansion Fu	nction, Memory Space

Memory space expansion function	How to set (PM15 to PM14)	Memory space	
1 Mbytes mode	002	1 Mbytes (no expansion)	
4 Mbytes mode	112	4 Mbytes	

(1) 1 Mbyte Mode

In this mode, the memory space is 1 Mbytes. In 1 Mbyte mode, the external area to be accessed is specified using the \overline{CSi} (i = 0 to 3) signals (hereafter referred to as the \overline{CSi} area). Figures 1.8.2 to 1.8.3 show the memory mapping and \overline{CS} area in 1 Mbyte mode.

(2) 4 Mbyte Mode

In this mode, the memory space is 4 Mbytes. Figure 1.8.1 shows the DBR register. The BSR2 to BSR0 bits select a bank number which is to be accessed to read or write data. Setting the OFS bit to "1" (with offset) allows the accessed address to be offset by 4000016.

In 4 Mbyte mode, the \overline{CSi} (i=0 to 3) pin functions differently for each area to be accessed.


Addresses 0400016 to 3FFFF16, C000016 to FFFF16

• The CSi signal is output from the CSi pin (same operation as 1 Mbyte mode. However the last address of CS1 area is 3FFFF16)

Addresses 4000016 to BFFFF16


- The $\overline{\text{CS0}}$ pin outputs "L"
- The CS1 to CS3 pins output the value of the BSR2 to BSR0 bits (bank number)


Figures 1.8.4 to 1.8.5 show the memory mapping and \overline{CS} area in 4 Mbyte mode. Note that banks 0 to 6 are data-only areas. Locate the program in bank 7 or the \overline{CSi} area.















Figure 1.8.3. Memory Mapping and CS Area in 1 Mbyte Mode (PM13=1)







0000016	SFR			SFR				
0040016	Internal RAN			Internal RAM	1			
XXXXX16	internario av			-				
	Reserved are	a		Reserved area				
0800016	Reserved, external a	area		Reserved, external area				
1000016						PM10=0: 124 Kbytes) S2 (PM10=1: 92 Kbytes)		
2700016	Reserved are	a		Reserved area	······································			
2800016					CS1	96 Kbytes)		
4000016	External area	1		External area		Other than the CS area (Memor *Two 256 Kbytes X 8 banks		
8000016					Other	than the CS area(Microprocess	or mode:512 K	oytes X 8 banks)
C000016	Reserved are	a			† † _			
YYYYY16	Internal ROM				CS0	CS0(Microprocessor mode:256 Kbytes)		
FFFF16					<u>+</u> _			
PM13=1								
	Internal RAM		nal ROM		External area			_
Capacit	·	Capacity	Address YYYYY16	CS0	CS1	CS2	CS3	Other than the CS area (Note)
4 Kby 5 Kby		48 Kbytes 64 Kbytes	F400016 F000016	Microprocessor mode C000016-FFFFF16	2800016- 3FFFF16	When PM10=0 0800016-26FFF16	No area	Memory expansion mode 0400016-7FFFF16
10 Kby		96 Kbytes	E800016	C000016-FFFF16		When PM10=1		Microprocessor mode
12 Kby		128 Kbytes	E000016			1000016-26FFF16		0400016-BFFFF16
16 Kby	tes 043FF16	192 Kbytes	D000016					
20 Kbyt	tes 053FF16	256 Kbytes	C000016					
24 Kbyt	tes 063FF16	320 Kbytes	B000016					
31 Kbyt	tes 07FFF16	384 Kbytes	A000016					
		512 Kbytes	8000016					
Note : The	e CS0 pin outputs a	low signal, an	d the CS1-CS3	pins output a bank number.				

Figure 1.8.5. Memory Mapping and CS Area in 4 Mbyte Mode (PM13=1)



Under

Figure 1.8.6 shows the external memory connect example in 4 Mbyte mode.

In this example, the CS pin of 4-Mbyte ROM is connected to the CS0 pin of microcomputer. The address input AD21, AD20 and AD19 pins are connected to the $\overline{CS3}$, $\overline{CS2}$ and $\overline{CS1}$ pins of microcomputer, respectively. The address input AD18 pin is connected to the A19 pin of microcomputer. Figures 1.8.7 to 1.8.9 show the relationship of addresses between the 4-Mbyte ROM and the microcomputer for the case of a connection example in Figure 1.8.6.

In microprocessor mode, or in memory expansion mode where the PM13 bit is "0", banks are located every 512 Kbytes. Setting the OFS bit to "1" allows the accessed address to be offset by 4000016, so that even the data overlapping a bank boundary can be accessed in succession.

In memory expansion mode where the PM13 bit is "1", each 512-Kbyte bank can be accessed in 256 Kbyte units by switching them over with the OFS bit.

Because the SRAM can be accessed on condition that the chip select signals S2 = "H" and $\overline{S1}$ ="L", $\overline{CS0}$ and $\overline{CS2}$ can be connected to $\overline{S2}$ and $\overline{S1}$, respectively. If the SRAM does not have the input pins to accept "H" active and "L" active chip select signals, $\overline{CS0}$ and $\overline{CS2}$ should be decoded external to the chip.





Figure 1.8.6. External Memory Connect Example in 4M Byte Mode



Rene	2
nesasl	
Techn	
olog	Ņ
y Cor	R
orp	N

Figure 1.8.7. Relationship Between Addresses on 4-M Byte ROM and Those on Microcomputer (1)

Bank		Access		Output from the microcomputer pins							/
number	OFS	area		S outp				dress			
		4000016	CS3		CS1	A19	A18	A17	A16	A15-A0	
	0	BFFFF16	0	0	0	0	1	0	0	000016 FFFF16	00000016
0			-								07FFFF16
	1	4000016	0	0	0	1	0	0	0	000016 FFFF16	04000016
		BFFFF16	0	0	1	0	1	0	0		0BFFFF16
	0	4000016	Ŭ		•	Ŭ		-	Ŭ	000016	08000016
1		BFFFF16	0	0	1	1	0	1	1	FFFF16	0FFFFF16
	1	4000016	0	0	1	1	0	0	0	000016	0C000016
		BFFFF16	0	1	0	0	1	1	1	FFFF16	13FFFF16
	0	4000016	0	1	0	0	1	0	0	000016	1000016
2	-	BFFFF16	0	1	0	1	0	1	1	FFFF16	17FFFF16
	1	4000016	0	1	0	1	0	0	0	000016	14000016
		BFFFF16	0	1	1	0	1	1	1	FFFF16	1BFFFF16
	0	4000016	0	1	1	0	1	0	0	000016	18000016
3	0	BFFFF16	0	1	1	1	0	1	1	FFFF16	1FFFFF16
5	1	4000016	0	1	1	1	0	0	0	000016	1C000016
		BFFFF16	1	0	0	0	1	1	1	FFFF16	23FFFF16
	0	4000016	1	0	0	0	1	0	0	000016	20000016
4	0	BFFFF16	1	0	0	1	0	1	1	FFFF16	27FFFF16
4	1	4000016	1	0	0	1	0	0	0	000016	24000016
	1	BFFFF16	1	0	1	0	1	1	1	FFFF16	2BFFFF16
	0	4000016	1	0	1	0	1	0	0	000016	28000016
5	0	BFFFF16	1	0	1	1	0	1	1	FFFF16	2FFFFF16
5	1	4000016	1	0	1	1	0	0	0	000016	2C000016
	1	BFFFF16	1	1	0	0	1	1	1	FFFF16	33FFFF16
		4000016	1	1	0	0	1	0	0	000016	30000016
	0	BFFFF16	1	1	0	1	0	1	1	FFFF16	37FFFF16
6		4000016	1	1	0	1	0	0	0	000016	34000016
	1	BFFFF16	1	1	1	0	1	1	1	FFFF16	3BFFFF16
		4000016	1	1	1	0	1	0	0	000016	38000016
		7FFFF16	1	1	1	0	1	1	1	FFFF16	3BFFFF16
		8000016	1	1	1	1	0	0	0	000016	3C000016
		BFFFF16	1	1	1	1	0	1	1	FFFF16	3FFFFF16
7	0	C000016	1	1	1	1	1	0	0	000016	3C000016
		C000016 CFFFF16	1	1	1	1	1	0	0	FFFF16	3CFFFF16
		D000016				-					Internal ROM acce
		DFFFF16									Internal ROM acce
	L	D000016									Internal ROM acce
		DFFFF16									Internal ROM acce
\leq			A21	A20	A19	A18	N.C.	A17	A16	A15-A0	Address input for 4



Under development Memory Space Preliminary Specifications Rev.1.0 Specifications in this manual are tentative and subject to change. **Expansion Function**


Mitsubishi microcomputers M16C / 62P Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Renesas Technology Corp.

<i>CENESAS

Memory expansion mode where PM13 =1

~
Relationship
p Between
ר Addresses
s on 4
-⊠ B
yte l
ROM
and
M and Those c
on N
onship Between Addresses on 4-M Byte ROM and Those on Microcomputer (2)
2)

Bank		Access			Dutput f	rom the					
number	OFS	area		S outp				dress o			
		4000016	CS3	CS2	CS1	A19	A18	A17	A16	A15-A0	
	0		0	0	0	0	1	0	0	000016	00000016
0		7FFFF16	0	0	0	0	1	1	1	FFFF16	03FFFF16
	1	4000016	0	0	0	1	0	0	0	000016 FFFF16	04000016
		7FFFF16	0	0	0	1	0	1	1	FFFF16	07FFFF16
	0	4000016	0	0	1	0	1	0	0	000016	08000016
1	-	7FFFF16	0	0	1	0	1	1	1	FFFF16	0BFFFF16
	1	4000016	0	0	1	1	0	0	0	000016	0C000016
		7FFFF16	0	0	1	1	0	1	1	FFFF16	0FFFFF16
	0	4000016	0	1	0	0	1	0	0	000016	10000016
2	0	7FFFF16	0	1	0	0	1	1	1	FFFF16	13FFFF16
2	1	4000016	0	1	0	1	0	0	0	000016	14000016
	1	7FFFF16	0	1	0	1	0	1	1	FFFF16	17FFFF16
		4000016	0	1	1	0	1	0	0	000016	18000016
_	0	7FFFF16	0	1	1	0	1	1	1	FFFF16	1BFFFF16
3		4000016	0	1	1	1	0	0	0	000016	1C000016
	1	7FFFF16	0	1	1	1	0	1	1	FFFF16	1FFFFF16
	_	4000016	1	0	0	0	1	0	0	000016	20000016
	0	7FFFF16	1	0	0	0	1	1	1	FFFF16	23FFFF16
4		4000016	1	0	0	1	0	0	0	000016	24000016
	1	7FFFF16	1	0	0	1	0	1	1	FFFF16	27FFFF16
		4000016	1	0	1	0	1	0	0	000016	28000016
	0	7FFFF16	1	0	1	0	1	1	1	FFFF16	28000018 28FFFF16
5		4000016	1	0	1	1	0	0	0	000016	2C000016
	1	7FFFF16	1	0	1	1	0	1	1	FFFF16	
		4000016									2FFFFF16
	0	7FFFF16	1	1	0	0	1	0	0	000016 FFFF16	30000016
6		4000016				-					33FFFF16
	1	4000016 7FFFF16	1	1	0	1	0	0	0	000016 FFFF16	34000016
		4000016									37FFFF16
		4000016 7FFFF16	1	1	1	0	1	0	0	000016	38000016
7	0		1	1	1	0	1	1	1	FFFF16	3BFFFF16
	-	8000016									Internal ROM acc
		FFFFF16									Internal ROM acc
		4000016	1	1	1	1	0	0	0	000016	3C000016
7	1	7FFFF16	1	1	1	1	0	1	1	FFFF16	3FFFFF16
		8000016									Internal ROM acc
		FFFFF16									Internal ROM acc
			A21	A20	A19 A	A18 ddress i	N.C.	A17 r 4-Mby	A16	A15–A0	Address input for Mbyte ROM




Under development Memory Space Expansion Function Preliminary Specifications Rev.1.0 Specifications in this manual are tentative and subject to change.

Mitsubishi microcomputers M16C / 62P Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REVESAS
N

Figure 1.8.9. **Relationship Between Addresses** g 4-M Byte ROM and Those on Microcomputer ω

Bank		Access		(S outp		rom the	microc	ompute Idress c			
number	OFS	area	CS3	CS2	ut CS1	A19	Ad A18	A17	A16	A15-A0	
		4000016	000	002	0	0	1	0	0	000016	00000016
	0	BFFFF16	0	0	0	1	0	1	1	FFFF16	07FFFF16
0		4000016	-	0	0				0	000016	04000016
	1	4000016 BFFFF16	0	0	0	1	0	0	1	FFFF16	0BFFFF16
		-	0	0	1	0	1	0	0	000016	08000016
	0	4000016 BFFFF16	0	0	1	1	0	1	1	FFFF16	0FFFFF16
1				-						-	
	1	4000016	0	0	1	1	0	0	0	000016	0C000016
		BFFFF16	0	1	0	0	1	1	1	FFFF16	13FFFF16
	0	4000016	0	1	0	0	1	0	0	000016	10000016
2		BFFFF16	0	1	0	1	0	1	1	FFFF16	17FFFF16
-	1	4000016	0	1	0	1	0	0	0	000016	14000016
		BFFFF16	0	1	1	0	1	1	1	FFFF16	1BFFFF16
	0	4000016	0	1	1	0	1	0	0	000016	18000016
3	0	BFFFF16	0	1	1	1	0	1	1	FFFF16	1FFFFF16
3		4000016	0	1	1	1	0	0	0	000016	1C000016
	1	BFFFF16	1	0	0	0	1	1	1	FFFF16	23FFFF16
		4000016	1	0	0	0	1	0	0	000016	20000016
	0	BFFFF16	1	0	0	1	0	1	1	FFFF16	27FFFF16
4		4000016	1	0	0	1	0	0	0	000016	24000016
	1	BFFFF16	1	0	1	0	1	1	1	FFFF16	2BFFFF16
		4000016	1	0	1	0	1	0	0	000016	28000016
	0	4000016 BFFFF16	1	0	1	1	0	1	1	FFFF16	25000018 2FFFFF16
5		4000010	1	0	1	1	0	0	0	000016	2C000016
	1	4000016 BFFFF16	1	1	0	0	1	1	1	FFFF16	
						-				-	33FFFF16
	0	4000016	1	1	0	0	1	0	0	000016 FFFF16	30000016
6		BFFFF16		-	-		-				37FFFF16
	1	4000016	1	1	0	1	0	0	0	000016	34000016
		BFFFF16	1	1	1	0	1	1	1	FFFF16	3BFFFF16
		4000016	1	1	1	0	1	0	0	000016	38000016
		7FFFF16	1	1	1	0	1	1	1	FFFF16	3BFFFF16
7	0	8000016	1	1	1	1	0	0	0	000016	3C000016
1	U	BFFFF16	1	1	1	1	0	1	1	FFFF16	3FFFFF16
		C000016	1	1	1	1	1	0	0	000016	3C000016
		FFFFF16	1	1	1	1	1	1	1	FFFF16	3FFFFF16
			A21	A20	A19	A18	N.C.	A17	A16	A15-A0	Address input for 4-
					A	ddress i	nput for	r 4-Mby	te RON		Mbyte ROM



Under development Memory Space Preliminary Specifications Rev.1.0 Specifications in this manual are tentative and subject to change. **Expansion Function**

> Mitsubishi microcomputers M16C / 62P Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

50

Microprocessor mode

The clock generation circuit contains four oscillator circuits as follows:

- (1) Main clock oscillation circuit
- (2) Sub clock oscillation circuit
- (3) Ring oscillator (oscillation stop detect function)
- (4) PLL frequency synthesizer

Table 1.9.1 lists the clock generation circuit specifications. Figure 1.9.1 shows the clock generation circuit. Figures 1.9.2 to 1.9.6 show the clock-related registers.

Table 1.9.1. Clock Generation Circuit Specifications

Item	Main clock oscillation circuit	Sub clock oscillation circuit	Ring oscillator	PLL frequency synthesizer
Use of clock	CPU clock source Peripheral function clock source	•CPU clock source • Timer A, B's clock source	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating 	CPU clock source Peripheral function clock source
Clock frequency	0 to 16 MHz	32.768 kHz	About 1 MHz	10 to 24 MHz
Usable oscillator	Ceramic oscillator Crystal oscillator	Crystal oscillator		
Pins to connect oscillator	Xin, Xout	XCIN, XCOUT		
Oscillation stop, restart function	Presence	Presence	Presence	Presence
Oscillator status after reset	Oscillating	Stopped	Stopped	Stopped
Other	Externally derived clo	ock can be input		






Figure 1.9.1. Clock Generation Circuit



╶┸╍┸╍┸╍┸╍	Symbol CM0	Address 000616	After reset 010010002	
	Bit symbol	Bit name	Function	RW
<u> </u>	CM00	Clock output function select bit	0 0 : I/O port P57 0 1 : fc output	RW
	CM01	(Valid only in single-chip mode)	1 0 : f8 output 1 1 : f32 output	RW
	CM02	WAIT peripheral function clock stop bit (Note 10)	0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode (Note 8)	RW
	CM03	XCIN-XCOUT drive capacity select bit (Note 2)	0 : LOW 1 : HIGH	RW
	CM04	Port Xc select bit (Note 2)	0 : I/O port P86, P87 1 : XCIN-XCOUT generation function(Note 9)	RW
	CM05	Main clock stop bit (Notes 3, 10, 12, 13)	0 : On 1 : Off (Note 4, Note5)	RW
 	CM06	Main clock division select bit 0 (Notes 7, 13)	0 : CM16 and CM17 valid 1 : Division by 8 mode	RW
	CM07	System clock select bit (Notes 6, 10, 11, 12)	0 : Main clock, PLL clock, or ring oscillator clock 1 : Sub-clock	RW
Note 2: The CM03 bit is s Note 3: This bit is provide is selected. This b following setting is (1) Set the CM07	et to "1" (high) w d to stop the ma it cannot be use s required: ' bit to "1" (Sub-	in clock when the low powe ad for detection as to whethe	ter to "1" (write enable). o" (I/O port) or the microcomputer goes to a stop mode. r dissipation mode or ring oscillator low power dissipation er the main clock stopped or not. To stop the main clock, t of CM2 register to "1" (Ring oscillator select) with the su	the
Note 2: The CM03 bit is so Note 3: This bit is provided is selected. This bit following setting is (1) Set the CM07 stably oscillat (2) Set the CM05 (3) Set the CM05 Note 4: During external cl Note 5: When CM05 bit is the XIN pin is pulle Note 6: After setting the C the CM07 bit from Note 7: When entering sto bit is set to "1" (div Note 8: The fc32 clock doe turned off when in	et to "1" (high) w d to stop the ma it cannot be use s required: ' bit to "1" (Sub- ing.) bit of CM2 regis 5 bit to "1" (Stop ock input, only ti set to "1" (Stop ock input, only ti set to "1" (Sub- "0" to "1" (sub- "0" to "1" (sub- "0" to "1" (sub- "0" to "1" (sub- s not stop. Duri wait mode).	then the CM04 bit is set to "the in clock when the low powered for detection as to whether clock select) or the CM21 bit ster to "0" (Oscillation stop,). The clock oscillation buffer is DUT pin goes "H". Furthermone level as XOUT via the feect (CIN-XCOUT oscillator function clock). If an indicate speed mode, right is speed or low power to the speed or low power to the select of the speed or low power to	D" (I/O port) or the microcomputer goes to a stop mode. r dissipation mode or ring oscillator low power dissipation r the main clock stopped or not. To stop the main clock, t of CM2 register to "1" (Ring oscillator select) with the su re-oscillation detection function disabled). turned off and clock input is accepted. re, because the internal feedback resistor remains conne back resistor. n), wait until the sub-clock oscillates stably before switching ng oscillator mode or ring oscillator low power mode, the dissipation mode, do not set this bit to "1" (peripheral cloce	the b-clo ected ing CM0
Note 2: The CM03 bit is so Note 3: This bit is provide is selected. This bit following setting is (1) Set the CM07 stably oscillat (2) Set the CM02 (3) Set the CM05 Note 4: During external cl- Note 5: When CM05 bit is the XIN pin is pulle Note 6: After setting the C the CM07 bit from Note 7: When entering sto bit is set to "1" (din Note 8: The fc32 clock doo turned off when in Note 9: To use a sub-cloc Note 10: When the PM21 no effect.	et to "1" (high) w d to stop the ma it cannot be use required: bit to "1" (Sub- ing. bit of CM2 regi s bit to "1" (Stop ock input, only ti set to "1, the Xi d "H" to the san M04 bit to "1" (Sub- cock input, only ti set to "1, the Xi d "H" to the san M04 bit to "1" (Sub- cop mode from hi idde-by-8 mode) as not stop. Duri wait mode). k, set this bit to bit of PM2 regis	when the CM04 bit is set to "thin clock when the low powered for detection as to whether clock select) or the CM21 bit ster to "0" (Oscillation stop,), he clock oscillation buffer is DUT pin goes "H". Furthermone level as XOUT via the feed (CIN-XCOUT oscillator function clock), gh or middle speed mode, rider is grader or low power for the set to "1". Also make sure ports Patter is set to "1" (clock modified to "1" to "1" (clock modified to "1"	D" (I/O port) or the microcomputer goes to a stop mode. r dissipation mode or ring oscillator low power dissipation r the main clock stopped or not. To stop the main clock, t of CM2 register to "1" (Ring oscillator select) with the su re-oscillation detection function disabled). turned off and clock input is accepted. re, because the internal feedback resistor remains conne dback resistor. n), wait until the sub-clock oscillates stably before switching ng oscillator mode or ring oscillator low power mode, the	the b-clo ected ing CM0 ck

Figure 1.9.2. CM0 Register



	Symbol CM1	Address 000716	After reset 001000002	
	Bit symbol	Bit	Function	RW
	CM10	All clock stop control bit (Notes 4, 6)	0 : Clock on 1 : All clocks off (stop mode)	RW
	CM11	System clock select bit 1 (Notes 6, 7)	0 : Main clock 1 : PLL clock (Note 5)	RW
	- (b4-b2)	Reserved bit	Must set to "0"	RW
	CM15	XIN-XOUT drive capacity select bit (Note 2)	0 : LOW 1 : HIGH	RW
	- CM16	Main clock division select bit 1 (Note 3)	0 0 : No division mode 0 1 : Division by 2 mode	RW
	- CM17		1 0 : Division by 4 mode 1 1 : Division by 16 mode	RW
Note 2: When entering st speed mode, the Note 3: Effective when th Note 4: If the CM10 bit is pins are placed in	op mode from h CM15 bit is set le CM06 bit is "0 "1" (stop mode) n the high-impec ion stop, re-osci	to "1" (drive capability high). " (CM16 and CM17 bits ena , Xo∪⊤ goes "H" and the inte lance state. When the CM11 illation detection function en	or when the CM05 bit is set to "1" (main clock turned	d Xcout 2 register is

Note 7: Effective when CM07 bit is "0" and CM21 bit is "0" .

Figure 1.9.3. CM1 Register



Oscillation stop detect	tion registe	r (Note 1)		
b7 b6 b5 b4 b3 b2 b1 b0	Symbo CM2	I Address 000C16	After reset 0X0000002(Note 11)	
	Bit symbol	Bit name	Function	RW
	CM20	Oscillation stop, re- oscillation detection bit (Notes 7, 9, 10, 11)	0: Oscillation stop, re-oscillation detection function disabled 1: Oscillation stop, re-oscillation detection function enabled	RW
	CM21	System clock select bit 2 (Notes 2, 3, 6, 8, 11)	0: Main clock or PLL clock (Ring oscillator turned off) 1: Ring oscillator clock (Ring oscillator oscillating)	RW
	CM22	Oscillation stop, re- oscillation detection flag (Note 4)	0: Main clock stop, re-oscillation not detected 1: Main clock stop, re-oscillation detected	RW
	CM23	XIN monitor flag (Note 5)	0: Main clock oscillating 1: Main clock turned off	RO
·	(b5-b4)	Reserved bit	Must set to "0"	RW
	(b6) Nothing is assigned. When write, set to "0". When read, its content is indeterminate.			
	CM27	Operation select bit (when an oscillation stop, re-oscillation is detected) (Note 11)	0: Oscillation stop detection reset 1: Oscillation stop, re-oscillation detection interrupt	RW
 (oscillation stop, re-CM21 bit is set to " Note 3: If the CM20 bit is "1 Note 4: This bit becomes "1 changes from "0" to discriminate the car in the interrupt procondition stop, re-coscillation stop, re-coscillation detection Note 5: Read the CM23 bit the main clock state Note 6: Effective when the PM21 bit effect. Note 8: Where the CM20 bi (oscillation stop, re-clock), the CM21 bit 	t is "1" (oscillation deta -oscillation deta 1" (ring oscillati " and the CM2 1" at main clock o "1", there aris uses for oscilla cessing program am, no change oscillation dete n interrupt occu in an oscillation us. CM07 bit of CI c of PM2 register it is "1" (oscilla -oscillation deta t remains unch	ion stop, re-oscillation deter ection interrupt), and the Cl or clock) if the main clock s 23 bit is "1" (main clock turn k stop detection and main c e oscillation stop, re-oscilla- tion stop, re-oscillation deter m. By writing "0" in the prog is is identified for the bit. Als ection interrupt.) When the C ar even if oscillation stop or in stop, re-oscillation detect M0 register is "0". er is "1" (clock modification tion stop, re-oscillation detect ation stop, re-oscillation detect is stop, re-oscillation detect and the Cl manged even when main clo	ction function enabled), the CM27 bit PU clock source is the main clock, the stop is detected. ed off), do not set the CM21 bit to "0" clock re-oscillation detection. When the tion detection interrupt. Use this regise ection interrupt and watchdog timer in gram, this bit becomes "0". (Even whe cM22 bit is "1", no oscillation stop, re re-oscillation is detected. cion interrupt handling routine to deter disabled), writing to the CM20 bit has ection function enabled), the CM27 bit M11 bit is "0" (the CPU clock source is bock stop is detected. If the CM22 bit is	e iis bit ster to terrupt en "1" is e occur - rmine s no t is "1" is PLL
detection; it is, there routine.	efore, necessa	ry to set the CM21 bit to "1	on interrupt occur at main clock stop " (ring oscillator clock) inside the inte After exiting stop mode, set the CM2	•
Note 9: Set the CM20 bit to back to "1" (enable) Note 10: Set the CM20 bit to Note 11: The CM20, CM21). to "0" (disable)	before setting the CM05 bi	t of CM0 register.	

Figure 1.9.4. CM2 Register






Figure 1.9.5. PCLKR Register and PM2 Register



b6 b5 b4 b3 b2 b1 b0 0 0 1<	Symb PLC0	ol Address 001C16	After reset 0001 X0102	
	Bit symbol	Bit name	Function	RW
	PLC00	PLL multiplying factor select bit (Note 3)	^{b2b1b0} 0 0 0: Do not set 0 0 1: Multiply by 2	RW
	PLC01		0 1 0: Multiply by 4 0 1 1: Multiply by 6 1 0 0: Multiply by 8	RW
	PLC02		1 0 1: 1 1 0: 1 1 1: } Do not set	RW
	(b3)	Nothing is assigned. When read, its content is		
	(b4)	Reserved bit	Must set to "1"	RW
<u>i i i i i i i i i i i i i i i i i i i </u>	 (b6-b5)	Reserved bit	Must set to "0"	RW
	PLC07	Operation enable bit (Note 4)	0: PLL Off 1: PLL On	RW
Note 2: When the PM21 bit Note 3: These three bits can cannot be modified. Note 4: Before setting this b	of PM2 re only be m	egister is "1" (clock modific odified when the PLC07 bit set the CM07 bit to "0" (ma	register to "1" (write enable). ation disable), writing to this registe = 0 (PLL turned off). The value once ain clock), set the CM17 to CM16 b 0" (CM16 and CM17 bits enable).	written to

Figure 1.9.6. PLC0 Register



The following describes the clocks generated by the clock generation circuit.

(1) Main Clock

This clock is used as the clock source for the CPU and peripheral function clocks. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 1.9.7 shows the examples of main clock connection circuit.

After reset, the main clock divided by 8 is selected for the CPU clock.

The power consumption in the chip can be reduced by setting the CM05 bit of CM0 register to "1" (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or ring oscillator clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor. Note that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to "1". If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to "power control".




Figure 1.9.7. Examples of Main Clock Connection Circuit



(2) Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fc clock with the same frequency as that of the sub clock can be output from the CLKOUT pin.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and XCOUT pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 1.9.8 shows the examples of sub clock connection circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit of CM0 register to "1 " (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to "power control".




Figure 1.9.8. Examples of Sub Clock Connection Circuit



(3) Ring Oscillator Clock

This clock, approximately 1 MHz, is supplied by a ring oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit of PM2 register is "1" (ring oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer. After reset, the ring oscillator clock is turned off. It is turned on by setting the CM21 bit of CM2 register to "1" (ring oscillator clock), and is used as the clock source for the CPU and peripheral function clocks, in place of the main clock. If the main clock stops oscillating when the CM20 bit of CM2 register is "1" (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is "1" (oscillation stop, re-oscillation the ring oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

(4) PLL Clock

The PLL clock is generated from the main clock by a PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL clock is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to "1" (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait tsu(PLL) for the PLL clock to be stable, and then set the CM11 bit in the CM1 register to "1".

To enter wait or stop mode, set the CM11 bit to "0" (main clock for the CPU clock source) and then the PLC07 bit of PLC0 register to "0" (PLL off) before entering that mode. Figure 1.9.9 shows the procedure for using the PLL clock as the clock source for the CPU.

The PLL clock frequency is determined by the equation below.

PLL clock frequency=f(XIN) X (multiplying factor set by the PLC02 to PLC00 bits PLC0 register (However, 10 MHz \leq PLL clock frequency \leq 24 MHz)

The PLC02 to PLC00 bits can be set only once after reset. Table 1.9.2 shows the example for setting PLL clock frequencies.

Xin (MHz)	PLC02	PLC01	PLC00	Multiplying factor	PLL clock (MHz)(Note)
10	0	0	1	2	
5	0	1	0	4	
3.33	0	1	1	6	20
2.5	1	0	0	8	
12	0	0	1	2	
6	0	1	0	4	0.4
4	0	1	1	6	24
3	1	0	0	8	

Table 192	Example for 9	Setting PLI	Clock Frequencies
Table 1.3.2.			CIOCK I TEQUEITCIES

Note: 10MHz≤PLL clock frequency≤24MHz.






Figure 1.9.9. Procedure to Use PLL Clock as CPU Clock Source



CPU Clock and Peripheral Function Clock

Two type clocks: CPU clock to operate the CPU and peripheral function clocks to operate the peripheral functions.

(1) CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, ring oscillator clock or the PLL clock.

If the main clock or ring oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and the CM17 to CM16 bits in CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to "0" and the CM17 to CM16 bits to "002" (undivided).

After reset, the main clock divided by 8 provides the CPU clock.

During memory expansion or microprocessor mode, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit of PM0 register to "0" (output enabled).

Note that when entering stop mode from high or middle speed mode, ring oscillator mode or low power ring oscillator mode, or when the CM05 bit of CM0 register is set to "1" (main clock turned off) in low-speed mode, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode).

(2) Peripheral Function Clock(f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32)

These are operating clocks for the peripheral functions.

Of these, fi (i = 1, 2, 8, 32) and fisio are derived from the main clock, PLL clock or ring oscillator clock by dividing them by i. The clock fi is used for timers A and B, and fisio is used for serial I/O. The f8 and f32 clocks can be output from the CLKOUT pin.

The fAD clock is produced from the main clock, PLL clock or ring oscillator clock, and is used for the A-D converter.

When the WAIT instruction is executed after setting the CM02 bit of CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the fi, fisio and fAD clocks are turned off.

The fC32 clock is produced from the sub clock, and is used for timers A and B. This clock can be used when the sub clock is on.

Clock Output Function

During single-chip mode, the f8, f32 or fC clock can be output from the CLKOUT pin. Use the CM01 to CM00 bits of CM0 register to select.



Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

(1) Normal Operation Mode

Normal operation mode is further classified into seven modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, sub clock or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Note that operation modes cannot be changed directly from low speed or low power dissipation mode to ring oscillator or ring oscillator low power dissipation mode. Nor can operation modes be changed directly from ring oscillator or ring oscillator low power dissipation mode to low speed or low power dissipation mode. Where the CPU clock source is changed from the ring oscillator to the main clock, change the operation mode to the medium speed mode (divided by 8 mode) after the clock was divided by 8 (the CM06 bit of CM0 register was set to "1") in the ring oscillator mode.

• High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

• PLL Operation Mode

The main clock multiplied by 2, 4, 6 or 8 provides the PLL clock, and this PLL clock serves as the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B. PLL operation mode can be entered from high speed mode. If PLL operation mode is to be changed to wait or stop mode, first go to high speed mode before changing.

Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

• Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit is set to "0" (ring oscillator turned off), and the ring oscillator clock is used when the CM21 bit is set to "1" (ring oscillator oscillating).

The fC32 clock can be used as the count source for timers A and B.

• Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fc32 clock can be used as the count source for timers A and B. fc32 is the only peripheral function clock available when the CM21 bit is set to "0" (ring oscillator turned off). If the CM21 bit is set to "1" (ring oscillator oscillating), then fc32 and the ring oscillator clock can be used. Simultaneously when this mode is selected, the CM06 bit of CM0 register becomes "1" (divided by 8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divided by 8) mode is to be selected when the main clock is operated next.



Ring Oscillator Mode

The ring oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The ring oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for timers A and B.

Ring Oscillator Low Power Dissipation Mode

The main clock is turned off after being placed in ring oscillator mode. The CPU clock can be selected as in the ring oscillator mode. The ring oscillator clock is the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for timers A and B. When the operation mode is returned to the high and medium speed modes, set the CM06 bit to "1" (divided by 8 mode).

M. 1	Modes		CN	/1 register		CM0 re	gister	
Nodes			CM11 CM17, CM16		CM07	CM06	CM05	CM04
PLL operat	ion mode	0	1 002		0	0	0	
High-speed	l mode	0	0 002		0	0	0	
Midium-	divided by 2	0	0	012	0	0	0	
speed	divided by 4	0	0	102	0	0	0	
mode	divided by 8	0	0		0	1	0	
	divided by 16	0	0	112	0	0	0	
Low-speed	mode			_	1		0	1
Low power	wer dissipation mode 1 1(Note 1) 1(Note				1(Note 1)	1		
Ring	divided by 1	1		002	0	0	0	
oscillator	divided by 2	1		012	0	0	0	
mode	divided by 4	1		102	0	0	0	
	divided by 8	1		_	0	1	0	
	divided by 16	1		112	0	0	0	
Ring oscillat dissipation r	tor low power mode	1	—	(Note 2)	0	(Note 2)	1	

Table 1.9.3. Setting Clock Related Bit and Modes

Note 1: When the CM05 bit is set to "1" (main clock turned off) in low-speed mode, the mode goes to low power dissipation mode and CM06 bit is set to "1" (divided by 8 mode) simultaneously. Note 2: The divide-by-n value can be selected the same way as in ring oscillator mode.

(2) Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. However, if the PM22 bit of PM2 register is "1" (ring oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, sub clock, ring oscillator clock and PLL clock all are on, the peripheral functions using these clocks keep operating.

Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO and fAD clocks are turned off when in wait mode, with the power consumption reduced that much. However, fC32 remains on.

Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

If the CM11 bit is "1" (PLL clock for the CPU clock source), set the CM11 bit to "0" (main clock for the CPU clock source) and then the PLC07 bit to "0" (PLL turned off) before entering wait mode.

Pin Status During Wait Mode

Table 1.9.4 lists pin status during wait mode

• Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset, NMI interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of exit wait mode by a hardware reset or NMI interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait



mode. If CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

	Pin	Memory expansion mode	Single-chip mode
		Microprocessor mode	
A ₀ to A ₁₉ , D ₀ to D	Λ_{19} , D ₀ to D ₁₅ , $\overline{CS0}$ to $\overline{CS3}$, Retains status before wait mode		
BHE			
$\overline{RD}, \overline{WR}, \overline{WRL}, \overline{V}$	VRH	"H"	
HLDA,BCLK		"H"	
ALE		"H"	
I/O ports	1	Retains status before wait mode	Retains status before wait mode
CLKOUT	When fC selected		Does not stop
	When f8, f32 selected		Does not stop when the CM02
			bit is "0".
			When the CM02 bit is "1", the
			status immediately prior to
			entering wait mode is main-
			tained.

Table 1.9.5. Interrupts to Exit Wait Mode

Interrupt	CM02=0	CM02=1
NMI interrupt	Can be used	Can be used
Serial I/O interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
key input interrupt	Can be used	Can be used
A-D conversion interrupt	Can be used in one-shot mode or single sweep mode	— (Do not use)
Timer A interrupt Timer B interrupt	Can be used in all modes	Can be used in event counter mode or when the count source is fC32
INT interrupt	Can be used	Can be used

Table 1.9.5 lists the interrupts to exit wait mode.

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the periph eral function interrupt to be used to exit wait mode.

Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit wait mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt routine is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.



(3) Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc1 and Vcc2 pins is VRAM or more, the internal RAM is retained. When applying 2.7 or less voltage to Vcc1 and Vcc2 pins, make sure Vcc1≥Vcc2≥VRAM.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- NMI interrupt
- Key interrupt
- INT interrupt
- Timer A, Timer B interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is seleted)

• Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM10 register is set to "1" (main clock oscillator circuit drive capability high).

Before entering stop mode, set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disable).

Also, if the CM11 bit is "1" (PLL clock for the CPU clock source), set the CM11 bit to "0" (main clock for the CPU clock source) and the PLC07 bit to "0" (PLL turned off) before entering stop mode.

• Pin Status in Stop Mode

Table 1.9.6 lists pin status during stop mode

• Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of stop mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disable) before setting the CM10 bit to "1".

If the microcomputer is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to "1".

1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.

Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit stop mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function or $\overline{\text{NMI}}$ interrupt is determined by the CPU clock that was on when the microcomputer was placed into stop mode as follows:

If the CPU clock before entering stop mode was derived from the sub clock: sub clock

If the CPU clock before entering stop mode was derived from the main clock: main clock divide-by-8 If the CPU clock before entering stop mode was derived from the ring oscillator clock: ring oscillator clock divide-by-8



Table 1.9.6. Pin Status in Stop Mode

	Pin	Memory expansion mode Microprocessor mode	Single-chip mode		
A ₀ to A ₁₉ , D ₀	to D_{15} , $\overline{CS0}$ to $\overline{CS3}$,	Retains status before stop mode			
BHE					
RD, WR, W	RL, WRH	"H"			
HLDA, BCLK		"H"			
ALE		"H"			
I/O ports		Retains status before stop mode	Retains status before stop mode		
CLKOUT	When fc selected		"H"		
	When f8, f32 selected		Retains status before stop mode		



Figure 1.9.10 shows the state transition from normal operation mode to stop mode and wait mode. Figure 1.9.11 shows the state transition in normal operation mode.

Table 1.9.7 shows a state transition matrix describing allowed transition and setting. The vertical line shows current state and horizontal line shows state after transition.




Figure 1.9.10. State Transition to Stop Mode and Wait Mode






Figure 1.9.11. State Transition in Normal Mode



Table 1.9.7. Allowed Transition and Setting

		State after transition							
		High-speed mode, middle-speed mode	Low-speed mode ¹	Low power dissipation mode ¹	PLL operation mode ¹	Ring oscillator mode	Ring oscillator low power dissipation mode	Stop mode	Wait mode
	High-speed mode, middle-speed mode	See Table A	(9)7		(13) ³	(15)		(16) ¹	(17)
	Low-speed mode ²	(8)		(11) ^{1, 6}				(16) ¹	(17)
ate	Low power dissipation mode ²		(10)					(16) ¹	(17)
Current state	PLL operation mode ²	(12) ³							
Curre	Ring oscillator mode	(14) ⁴				See Table A	(11) ¹	(16) ¹	(17)
	Ring oscillator low power dissipation mode					(10)	See Table A	(16) ¹	(17)
	Stop mode	(18) ⁵	(18)	(18)		(18)5	(18) ⁵		
	Wait mode	(18)	(18)	(18)		(18)	(18)		
						•			: Cannot transit

--: Cannot transit

Table 1. State Transition with Main Clock Division Ration in High- or Middle-speed Mode,

	Ring Oscillator Mode, and Ring Oscillator Low Power Dissipation Mode										
	Sub clock oscillating						Sub clock turned off				
		No division	Divided by 2	Divided by 4	Divided by 8	Divided by 16	No division	Divided by 2	Divided by 4	Divided by 8	Divided by 16
	No division	\sim	(4)	(5)	(7)	(6)	(1)				
×p	Divided by 2	(3)		(5)	(7)	(6)		(1)			
Sub clock oscillating	Divided by 4	(3)	(4)	/	(7)	(6)			(1)		
Sub	Divided by 8	(3)	(4)	(5)		(6)				(1)	
	Divided by 16	(3)	(4)	(5)	(7)	/					(1)
	No division	(2)					/	(4)	(5)	(7)	(6)
clock ed off	Divided by 2		(2)				(3)	/	(5)	(7)	(6)
Sub clc turned	Divided by 4			(2)			(3)	(4)	\backslash	(7)	(6)
Sub	Divided by 8				(2)		(3)	(4)	(5)		(6)
	Divided by 16					(2)	(3)	(4)	(5)	(7)	\backslash

Table B. Setting and Operation

_										
		Setting	Operation							
	(1)	CM04 = 0	Sub clock turned off							
	(2)	CM04 = 1	Sub clock oscillating							
	(3)	CM06 = 0, CM17 = 0 , CM16 = 0	CPU clock no division mode							
	(4)	CM06 = 0, CM17 = 0 , CM16 = 1	CPU clock division by 2 mode							
	(5)	CM06 = 0, CM17 = 1 , CM16 = 0	CPU clock division by 4 mode							
-	(6)	CM06 = 0, CM17 = 1 , CM16 = 1	CPU clock division by 16 mode							
	(7)	CM06 = 1	CPU clock division by 8 mode							
	(8)	CM07 = 0	Main clock, PLL clock, or ring oscillator clock selected							
ł	(9)	CM07 = 1	Sub clock selected							
	(10)	CM05 = 0	Main clock oscillating							
	(11)	CM05 = 1	Main clock turned off							
	(12)	PLC07 = 0, CM11 = 0	Main clock selected							
	(13)	PLC07 = 1, CM11 = 1	PLL clock selected							
e.	(14)	CM21 = 0	Main clock or PLL clock selected							
	(15)	CM21 = 1	Ring oscillator clock selected							
	(16)	CM10 = 1	Transition to stop mode							
	(17)	wait	Transition to wait mode							
	(18)	Hardware interrupt	Exit stop mode or wait mode							

Notes: 1. Avoid making a transition when the CM21 bit is set to "1" (oscillation stop, re-oscillation detection function enabled). Set the CM21 bit to "0" (oscillation stop, re-oscillation detection function disabled) before transiting. 2. Ring oscillator clock oscillates and stops in low-speed mode and low power dissipation mode. In these mode, the ring oscillator can be used as peripheral function clock. Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as peripheral function clock

Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as perpheral function clock. 3. PLL operation mode can only be entered from and changed to high-speed mode. 4. Set the CM06 bit to "1" (division by 8 mode) before transiting from ring oscillator mode to high- or middle-speed mode 5. When exiting stop mode, the CM06 bit is set to "1" (division by 8 mode). 6. If the CM05 bit is set to "1" (main clock stop), then the CM06 bit is set to "1" (division by 8 mode). 7. A transition can be made only when sub clock is oscillating.



System Clock Protective Function

When the main clock is selected for the CPU clock source, this function disables the clock against modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit of PM2 register is set to "1" (clock modification disabled), the following bits are protected against writes:

- CM02, CM05, and CM07 bits in CM0 register
- CM10, CM11 bits in CM1 register
- CM20 bit in CM2 register
- All bits in PLC0 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit of CM0 register is "0" (main clock oscillating) and CM07 bit is "0" (main clock selected for the CPU clock source):

(1) Set the PRC1 bit of PRCR register to "1" (enable writes to PM2 register).

(2) Set the PM21 bit of PM2 register to "1" (disable clock modification).

(3) Set the PRC1 bit of PRCR register to "0" (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is "1".



Clock Generation Circuit

Oscillation Stop and Re-oscillation Detect Function

The oscillation stop and re-oscillation detect function is such that main clock oscillation circuit stop and reoscillation are detected. At oscillation stop, re-oscillation detection, reset or oscillation stop, re-oscillation detection interrupt are generated. Which is to be generated can be selected using the CM27 bit of CM2 register. Table 1.9.4 lists an specification overview of the oscillation stop and re-oscillation detect function.

Table 1.9.7. Specification Overview of Oscillation Stop and Re-oscillation Detect Function

Item	Specification
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$
frequency bandwidth	
Enabling condition for oscillation stop,	Set CM20 bit to "1"(enable)
re-oscillation detection function	
Operation at oscillation stop,	•Reset occurs (when CM27 bit =0)
re-oscillation detection	•Oscillation stop, re-oscillation detection interrupt occurs(when CM27 bit =1)

(1) Operation When CM27 bit = 0 (Oscillation Stop Detection Reset)

Where main clock stop is detected when the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the microcomputer is initialized, coming to a halt (oscillation stop reset; refer to "SFR", "Reset").

This status is reset with hardware reset 1 or hardware reset 2. Also, even when re-oscillation is detected, the microcomputer can be initialized and stopped; it is, however, necessary to avoid such usage. (During main clock stop, do not set the CM20 bit to "1" and the CM27 bit to "0".)

(2) Operation When CM27 bit = 0 (Oscillation Stop and Re-oscillation Detect Interrupt)

Where the main clock corresponds to the CPU clock source and the CM20 bit is "1" (oscillation stop and re-oscillation detect function enabled), the system is placed in the following state if the main clock comes to a halt:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- The ring oscillator starts oscillation, and the ring oscillator clock becomes the CPU clock and clock source for peripheral functions in place of the main clock.
- CM21 bit = 1 (ring oscillator clock for CPU clock source)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)

Where the PLL clock corresponds to the CPU clock source and the CM20 bit is "1", the system is placed in the following state if the main clock comes to a halt: Since the CM21 bit remains unchanged, set it to "1" (ring oscillator clock) inside the interrupt routine.

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)
- CM21 bit remains unchanged

Where the CM20 bit is "1", the system is placed in the following state if the main clock re-oscillates from the stop condition:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit = 1 (main clock re-oscillation detected)
- CM23 bit = 0 (main clock oscillation)
- CM21 bit remains unchanged



Clock Generation Circuit

How to Use Oscillation Stop and Re-oscillation Detect Function

- The oscillation stop and re-oscillation detect interrupt shares the vector with the watchdog timer interrupt. If the re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, return the main clock to the CPU clock and peripheral function clock source in the program. Figure 1.9.12 shows the procedure for switching the clock source from the ring oscillator to the main clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt occurrence, the CM22 bit becomes "1". When the CM22 bit is set at "1", oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to "0" in the program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is "1", an oscillation stop, re-oscillation detection interrupt request is generated. At the same time, the ring oscillator starts oscillating. In this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the peripheral function clocks now are derived from the ring oscillator clock.
- To enter wait mode while using the oscillation stop, re-oscillation detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop, re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to "0" (Oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to "0".




Figure 1.9.12. Procedure to Switch Clock Source From Ring Oscillator to Main Clock



Protection

Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 1.10.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1, CM2, PLC0 and PCLKR registers
- Registers protected by PRC1 bit: PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers
- Registers protected by PRC2 bit: PD9, S3C and S4C registers
- Registers protected by PRC3 bit: VCR2 and D4INT registers

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0, PRC1 and PRC3 bits are not automatically cleared to "0" by writing to any address. They can only be cleared in a program.

	Symbol PRCR		ter reset 0000002	
	Bit symbol	Bit name	Function	RW
	PRC0	Protect bit 0	Enable write to CM0, CM1, CM2, PLC0 and PCLKR registers	RW
			0 : Write protected 1 : Write enabled	
	PRC1	Protect bit 1	Enable write to PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers	RW
			0 : Write protected 1 : Write enabled	
	PRC2	Protect bit 2	Enable write to PD9, S3C and S4C registers	RW
			0 : Write protected 1 : Write enabled	
·	PRC3	Protect bit 3	Enable write to VCR2 and D4INT registers	RW
			0 : Write protected 1 : Write enabled	
· · · · · · · · · · · · · · · · · · ·	(b5-b4)	Reserved bit	Must set to "0"	RW
	(b7-b6)	Nothing is assigned. When wr content is interdeterminate.	ite, set to "0". When read, its	


Figure 1.10.1. PRCR Register




Interrupts

Type of Interrupts

Figure 1.11.1 shows types of interrupts.





- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>can be changed</u> by priority level.
- Non-maskable I0nterrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.



Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

• Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. For details about the $\overline{\text{NMI}}$ interrupt, refer to the section "NMI interrupt".

DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to the section "watchdog timer".

Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop detection function, refer to the section "clock generating circuit".

• Power Supply Down Detection Interrupt

Generated by the voltage detection circuit. For details about the voltage detection circuit, refer to the section "voltage detection circuit".

Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD3 register that corresponds to one of the AIER register's AIER0 or AIER1 bit or the AIER2 register's AIER20 or AIER21 bit which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to the section "address match interrupt".

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in Table 1.11.2. For details about the peripheral functions, refer to the description of each peripheral function in this manual.



Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 1.11.2 shows the interrupt vector.




Figure 1.11.2. Interrupt Vector

• Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC16 to FFFF16. Table 1.11.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the section "flash memory rewrite disabling function".

Table 1.11.1. Fixed Vector Tables

Interrupt source	Vector table addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	serise software
BRK instruction	FFFE416 to FFFE716	If the contents of address FFFE716 is FF16, program ex- ecution starts from the address shown by the vector in the relocatable vector table.	maual
Address match	FFFE816 to FFFEB16		Address match interrupt
Single step (Note)	FFFEC16 to FFFEF16		
Watchdog timer	FFFF016 to FFFF316		Watchdog timer
Oscillation stop and			
re-oscillation detection			Clock generating circuit
Power supply down			
detection			Voltage detection circuit
DBC (Note)	FFFF416 to FFFF716		
NMI	FFFF816 to FFFFB16		NMI interrupt
Reset	FFFFC16 to FFFFF16		Reset

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.



Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. Table 1.11.2 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Interrupt source	Vector address (Note 1) Address (L) to address (H)	Software interrupt number	Reference	
BRK instruction (Note 5)	+0 to +3 (000016 to 000316)	0	M16C/60, M16C/20	
(Reserved)		1 to 3	series software manual	
ĪNT3	+16 to +19 (001016 to 001316)	4	INT interrupt	
Timer B5	+20 to +23 (001416 to 001716)	5	Timer	
(Note 4) Timer B4, UART1 bus collision detect	+24 to +27 (001816 to 001B16)	6	Timer	
(Note 4) Timer B3, UART0 bus collision detect	+28 to +31 (001C16 to 001F16)	7	Serial I/O	
SI/O4, INT5 (Note 2)	+32 to +35 (002016 to 002316)	8	INT interrupt	
SI/O3, INT4 (Note 2)	+36 to +39 (002416 to 002716)	9	Serial I/O	
UART 2 bus collision detection	+40 to +43 (002816 to 002B16)	10	Serial I/O	
DMA0	+44 to +47 (002C16 to 002F16)	11	DMAG	
DMA1	+48 to +51 (003016 to 003316)	12	DMAC	
Key input interrupt	+52 to +55 (003416 to 003716)	13	Key input interrupt	
A-D	+56 to +59 (003816 to 003B16)	14	A-D convertor	
UART2 transmit, NACK2 (Note 3)	+60 to +63 (003C16 to 003F16)	15		
UART2 receive, ACK2 (Note 3)	+64 to +67 (004016 to 004316)	16		
UART0 transmit, NACK0(Note 3)	+68 to +71 (004416 to 004716)	17	Serial I/O	
UART0 receive, ACK0 (Note 3)	+72 to +75 (004816 to 004B16)	18	Senai I/O	
UART1 transmit, NACK1(Note 3)	+76 to +79 (004C16 to 004F16)	19		
UART1 receive, ACK1 (Note 3)	+80 to +83 (005016 to 005316)	20		
Timer A0	+84 to +87 (005416 to 005716)	21		
Timer A1	+88 to +91 (005816 to 005B16)	22		
Timer A2	+92 to +95 (005C16 to 005F16)	23		
Timer A3	+96 to +99 (006016 to 006316)	24		
Timer A4	+100 to +103 (006416 to 006716)	25	Timer	
Timer B0	+104 to +107 (006816 to 006B16)	26		
Timer B1	+108 to +111 (006C16 to 006F16)	27		
Timer B2	+112 to +115 (007016 to 007316)	28		
ĪNT0	+116 to +119 (007416 to 007716)	29		
ĪNT1	+120 to +123 (007816 to 007B16)	30	INT interrupt	
INT2	+124 to +127 (007C16 to 007F16)	31	•	
Software interrupt (Note 5)	+128 to +131 (008016 to 008316) to +252 to +255 (00FC16 to 00FF16)	32 to 63	M16C/60, M16C/20 series software manual	

Table 1.11.2. Relocatable Vector Tables

Note 1: Address relative to address in INTB.

Note 2: Use the IFSR register's IFSR6 and IFSR7 bits to select.

Note 3: During I²C mode, NACK and ACK interrupts comprise the interrupt source.

Note 4: Use the IFSR2A register's IFSR26 and IFSR27 bits to select.

Note 5: These interrupts cannot be disabled using the I flag.



Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 1.11.3 shows the interrupt control registers.



Interrupts




Figure 1.11.3. Interrupt Control Registers



I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (= enabled) enables the maskable interrupt. Setting the I flag to "0" (= disabled) disables all maskable interrupts.

IR Bit

The IR bit is set to "1" (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).

The IR bit can be cleared to "0" in a program. Note that do not write "1" to this bit.

ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 1.11.3 shows the settings of interrupt priority levels and Table 1.11.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- I flag = "1"
- IR bit = "1"
- · interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	High

Table 1.11.3. Settings of Interrupt Priority Levels

Table 1.11.4. Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled



Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 1.11.4 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register^(Note 1).
- (3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to "0" (interrupts disabled).

The D flag is cleared to "0" (single-step interrupt disabled).

The U flag is cleared to "0" (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The CPU's internal temporary register (Note 1) is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

Note: This register cannot be used by user.

CPU clock	
Address bus	Address Indeterminate SP-2 SP-4 vec vec+2 PC
Data bus	Interrupt Indeterminate SP-2 SP-4 vec vec+2 contents contents
RD	
WR	
	The indeterminate state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is ready to accept instructions.

Figure 1.11.4. Time Required for Executing Interrupt Sequence



Interrupt Response Time

Figure 1.11.5 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed ((a) in Figure 1.11.5) and a time during which the interrupt sequence is executed ((b) in Figure 1.11.5).




Figure 1.11.5. Interrupt response time

Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 1.11.5 is set in the IPL. Shown in Table 1.11.5 are the IPL values of software and special interrupts when they are accepted.

Table 1.11.5. IPL Level That is Set to IPL When A Software or Special Interrupt Is Accepted

Interrupt sources	Level that is set to IPL
Watchdog timer, NMI	7
Software, address match, DBC, single-step	Not changed



Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 1.11.6 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 1.11.6. Stack StatusBefore and After Acceptance of Interrupt Request



The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP^(Note), at the time of acceptance of an interrupt request, is even or odd. If the stack pointer ^(Note) is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 1.11.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 1.11.7. Operation of Saving Register



Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 1.11.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset > NMI > DBC > WDT > Peripheral function > Single step > Address match

Figure 1.11.8. Hardware Interrupt Priority

Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 1.11.9 shows the circuit that judges the interrupt priority level.






Figure 1.11.9. Interrupts Priority Select Circuit




INT Interrupt

INTi interrupt (i=0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the IFSR register's IFSRi bit.

INT4 and INT5 share the interrupt vector and interrupt control register with SI/O3 and SI/O4, respectively. To use the INT4 interrupt, set the IFSR register's IFSR6 bit to "1" (= INT4). To use the INT5 interrupt, set the IFSR register's IFSR7 bit to "1" (= INT5).

After modifying the IFSR6 or IFSR7 bit, clear the corresponding IR bit to "0" (= interrupt not requested) before enabling the interrupt.

Figure 1.11.10 shows the IFSR and IFSR2A registers.



NMI Interrupt

An NMI interrupt is generated when input on the NMI pin changes state from high to low. The NMI interrupt is a non-maskable interrupt.

The input level of this $\overline{\text{NMI}}$ interrupt input pin can be read by accessing the P8 register's P8_5 bit. This pin cannot be used as an input port.

Key Input Interrupt

Of P104 to P107, a key input interrupt is generated when input on any of the P104 to P107 pins which has had the PD10 register's PD10_4 to PD10_7 bits set to "0" (= input) goes low. Key input interrupts can be used as a key-on wakeup function, the function which gets the microcomputer out of wait or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as analog input ports. Figure 1.11.11 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had the PD10_4 to PD10_7 bits set to "0" (= input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.




Figure 1.11.11. Key Input Interrupt



Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0 to 3). Set the start address of any instruction in the RMADi register. Use the AIER register's AIER0 and AIER1 bits and the AIER2 register's AIER20 and AIER21 bits to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed. Figure 1.11.12 shows the instruction just before execution and address stored in the stack when there occurs interruption.

Note that when using the external data bus in width of 8 bits, the address match interrupt cannot be used for external area.

Figure 1.11.13 shows the AIER, AIER2, and RMAD0 to RMAD3 registers.

16-bit operati	on code				
Instruction sh	own below among	8-bit operation	code instructions	3	
ADD.B:S	#IMM8,dest	SUB.B:S	#IMM8,dest	AND.B:S	#IMM8,dest
OR.B:S	#IMM8,dest	MOV.B:S	#IMM8,dest	STZ.B:S	#IMM8,dest
STNZ.B:S	#IMM8,dest	STZX.B:S	#IMM81,#IMM8	32,dest	
CMP.B:S	#IMM8,dest	PUSHM	src	POPM de	st
JMPS	#IMM8	JSRS	#IMM8		
MOV.B:S	#IMM,dest (Ho	wever, dest = A	\0 or A1)		
 Instructions i 	n which the "return	destination + 1"	address is stored	d in the stack w	hen address match

Figure 1.11.12. Instruction Just Before Execution and Address Stored in Stack When There Occurs Interrupts

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1
Address match interrupt 2	AIER20	RMAD2
Address match interrupt 3	AIER21	RMAD3



Interrupts




Figure 1.11.13. AIER Register, AIER2 Register and RMAD0 to RMAD3 Registers



Precautions for Interrupts

(1) Reading Address 0000016

 Do not read the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to "0". If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt is generated.

(2) SP Setting

 Set any value in the SP before accepting an interrupt. The SP is cleared to '000016' after reset. Therefore, if an interrupt is accepted before setting any value in the SP, the program may go out of control. Especially when using NMI interrupt, set a value in the SP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including NMI interrupt are disabled.

(3) NMI Interrupt

- The NMI interrupt cannot be disabled. If this interrupt is unused, connect the NMI pin to Vcc via a resistor (pull-up).
- The input level of the NMI pin can be read by accessing the P8 register's P8_5 bit. Note that the P8_5 bit can only be read when determining the pin level after an NMI interrupt is generated.
- Stop mode cannot be entered into while input on the $\overline{\text{NMI}}$ pin is low. This is because while input on the $\overline{\text{NMI}}$ pin is low the CM1 register's CM10 bit is fixed to "0".
- Do not go to wait mode while input on the NMI pin is low. This is because when input on the NMI pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- The low and high level durations of the input signal to the NMI pin must each be 2 CPU clock cycles + 300 ns or more.

(4) INT Interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to the INTo through INT5 pins regardless of the CPU clock.
- When the polarity of the INTo to INT5 pins is changed, the IR bit is sometimes set to "1" (=interrupt requested). After changing the polarity, set the IR bit to "0" (=interrupt not requested). Figure 1.11.13 shows the procedure for changing the INT interrupt generate factor.




Figure 1.11.14. Switching Procedure for INT Interrupt Request



(5) Watchdog Timer Interrupt

• Initialize the watchdog timer after the watchdog timer interrupt occurs.

(6) Modifying Interrupt Control Register

• Each interrupt control register can only be modified while no interrupt requests corresponding to that register are generated. If interrupt requests managed by any interrupt control register are likely to occur, disable the interrupts before modifying the register. A sample program is shown below.

Example 1:

INT_SWITC	H1:	
FCLR	1	; Disable interrupts.
AND.B	#00h 0055h	; Set the TAOIC register to "0016".
NOP		; Four NOP instructions are required when using HOLD function.
NOP		, Tour Nor Instructions are required when using HOED function.
		. En able internate
FSET	I	; Enable interrupts.
Example 2:		
	10.	
INT_SWITC	HZ:	D'act la latera ate
FCLR		; Disable interrupts.
		; Set the TA0IC register to "0016".
	MEM, R0	; Dummy read.
FSET	I	; Enable interrupts.
Example 3:		
	10	
INT_SWITC		
	FLG	; Push Flag register onto stack
FCLR	1	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to "0016".
POPC	FLG	; Enable interrupts.
	in atrustion is n	recorded by two NOD instructions (four when using UOLD function) in
		receded by two NOP instructions (four when using HOLD function) in
		instruction is preceded by a dummy read in Example 2
I his is to preven	it the I flag from	being set to "1" before writing to the interrupt control register for reasons

of the instruction queue buffer.

To modify any interrupt control register after disabling interrupts, be careful with the instructions used.

Modifying other than the IR bit

If an interrupt request corresponding to that register is generated while executing the instruction, the IR bit may not be set to "1" (= interrupt requested), with the result that the interrupt request is ignored. If this presents a problem, use the following instructions to modify the register. Instructions to use: AND, OR, BCLR, BSET

Modifying the IR bit

Even when the IR bit is cleared to "0" (= interrupt not requested), it may not actually be cleared to "0" depending on the instruction used. Therefore, use the MOV instruction to clear the IR bit.



Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit of PM1 register. The PM12 bit can only be set to "1" (reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program.

The pin, CPU and SFR initialized where the monitor timer underflows when the PM12 bit is "1" are the same as in software reset.

When the main clock is selected for CPU clock, the divide-by-N value for the prescaler can be chosen to be 16 or 128. If a sub-clock is selected for CPU clock, the divide-by-N value for the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock chosen for CPU clock

Watchdog timer period =	Prescaler dividing (16 or 128) X Watchdog timer count (32768)			
	CPU clock			

With sub-clock chosen for CPU clock

Watchdog timer period =

Prescaler dividing (2) X Watchdog timer count (32768) CPU clock

For example, when CPU clock = 16 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 1.12.1 shows the block diagram of the watchdog timer. Figure 1.12.2 shows the watchdog timer-related registers.

Count source protective mode

In this mode, a ring oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of run-away.

Before this mode can be used, the following register settings are required:

(1) Set the PRC1 bit of PRCR register to "1" (enable writes to PM1 and PM2 registers).

(2) Set the PM12 bit of PM1 register to "1" (reset when the watchdog timer underflows).

(3) Set the PM22 bit of PM2 register to "1" (ring oscillator clock used for the watchdog timer count source).

(4) Set the PRC1 bit of PRCR register to "0" (disable writes to PM1 and PM2 registers).

(5) Write to the WDTS register (watchdog timer starts counting).



Setting the PM22 bit to "1" results in the following conditions

- The ring oscillator starts oscillating, and the ring oscillator clock becomes the watchdog timer count source.
- The CM10 bit of CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered.)
- The watchdog timer does not stop when in wait mode or hold state.




Figure 1.12.1. Watchdog Timer Block Diagram




Figure 1.12.2. WDC Register and WDTS Register



DMAC

DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 1.13.1 shows the block diagram of the DMAC. Table 1.13.1 shows the DMAC specifications. Figures 1.13.2 to 1.13.4 show the DMAC-related registers.




Figure 1.13.1. DMAC Block Diagram

A DMA request is generated by a write to the DMiSL register (i = 0-1)'s DSR bit, as well as by an interrupt request which is generated by any function specified by the DMiSL register's DMS and DSEL3–DSEL0 bits. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the interrupt control register's IR bit does not change state due to a DMA transfer.

A data transfer is initiated each time a DMA request is generated when the DMiCON register's DMAE bit = "1" (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to "DMA Requests".



Table 1.13.1. DMAC Specifications

lte	m	Specification				
No. of channels		2 (cycle steal method)				
Transfer memory space		• From any address in the 1M bytes space to a fixed address				
		 From a fixed address to any address in the 1M bytes space 				
		 From a fixed address to a fixed address 				
Maximum No. of	bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)				
DMA request fa	actors	Falling edge of INT0 or INT1				
(Note 1, Note 2	2)	Both edge of INT0 or INT1				
		Timer A0 to timer A4 interrupt requests				
		Timer B0 to timer B5 interrupt requests				
		UART0 transfer, UART0 reception interrupt requests				
		UART1 transfer, UART1 reception interrupt requests				
		UART2 transfer, UART2 reception interrupt requests				
		SI/O3, SI/O4 interrpt requests				
		A-D conversion interrupt requests				
		Software triggers				
Channel priorit	у	DMA0 > DMA1 (DMA0 takes precedence)				
Transfer unit		8 bits or 16 bits				
Transfer addre	ss direction	forward or fixed (The source and destination addresses cannot both be				
		in the forward direction.)				
Transfer mode	•Single transfer	Transfer is completed when the DMAi transfer counter ($i = 0-1$)				
		underflows after reaching the terminal count.				
	•Repeat transfer	When the DMAi transfer counter underflows, it is reloaded with the value				
		of the DMAi transfer counter reload register and a DMA transfer is con				
		tinued with it.				
DMA interrupt requ	est generation timing	When the DMAi transfer counter underflowed				
DMA startup		Data transfer is initiated each time a DMA request is generated when the				
		DMAiCON register's DMAE bit = "1" (enabled).				
DMA shutdown	•Single transfer	When the DMAE bit is set to "0" (disabled)				
		After the DMAi transfer counter underflows				
		When the DMAE bit is set to "0" (disabled)				
· ·		When a data transfer is started after patting the DMAE bit to "4" (or				
Reload timing for forward ad- dress pointer and transfer counter		abled), the forward address pointer is reloaded with the value of the				
		SARi or the DARi pointer whichever is specified to be in the forward				
		direction and the DMAi transfer counter is reloaded with the value of the				
		DMAi transfer counter reload register.				

Notes:

1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.

2. The selectable causes of DMA requests differ with each channel.

3. Make sure that no DMAC-related registers (addresses 002016–003F16) are accessed by the DMAC.








Figure 1.13.2. DM0SL Register





DMA1 request cause select register Symbol Address After reset DM1SL 03BA16 0016 Bit symbol Bit name Function RW ł DSEL0 RW DMA request cause Refer to note select bit DSEL1 RW ί. DSEL2 RW DSEL3 RW Nothing is assigned. When write, set to "0". (b5-b4) When read, its content is "0". DMA request cause 0: Basic cause of request DMS RW expansion select bit 1: Extended cause of request A DMA request is generated by setting this bit to "1" when the DMS bit is "0" (basic cause) and the Software DMA request bit DSR RW DSEL3 to DSEL0 bits are "00012" (software trigger). The value of this bit when read is "0" Note: The causes of DMA1 requests can be selected by a combination of DMS bit and DSEL3 to DSEL0 bits in the manner described below.
 DSEL3 to DSEL0
 DMS=0(basic cause of request)

 0 0 0 02
 Falling edge of INT1 pin

 0 0 0 12
 Software trigger
 DMS=1(extended cause of request) 0 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 1 0 02 Timer A0 Timer A1 Timer A2 0 1 0 12 0 1 1 02 0 1 1 12 Timer A3 SI/O3 Timer A4 SI/04 Timer B0 Two edges of INT1 1 0 0 02 1 0 0 12 1 0 1 02 Timer B1 Timer B2 UART0 transmit 10112 11002 UART0 receive/ACK0 UART2 transmit 11012 UART2 receive/ACK2 11102 A-D conversion 1 1 1 1 2 UART1 receive/ACK1 DMAi control register(i=0,1) Symbol Address After reset b3 b2 b1 bC DM0CON 002C16 00000X002 DM1CON 003C16 00000X002 Bit symbol Bit name Function RW Transfer unit bit select bit 0:16 bits ł DMBIT RW 1:8 bits Repeat transfer mode 0 : Single transfer DMASL RW select bit 1 : Repeat transfer RW 0 : DMA not requested 1 DMA request bit DMAS 1 : DMA requested Note 1) DMA enable bit 0 : Disabled i... DMAE RW 1 : Enabled Source address direction 0 : Fixed i., RW DSD select bit (Note 2) 1: Forward Destination address 0 : Fixed RW ÷ DAD direction select bit (Note 2) 1 : Forward Nothing is assigned. When write, set to "0". When (b7-b6) read, its content is "0". Note 1: The DMAS bit can be set to "0" by writing "0" in a program (This bit remains unchanged even if "1" is written). Note 2: At least one of the DAD and DSD bits must be "0" (address direction fixed).

Figure 1.13.3. DM1SL Register, DM0CON Register, and DM1CON Registers





DMAC




Figure 1.13.4. SAR0, SAR1, DAR0, DAR1, TCR0, and TCR1 Registers



1. Transfer Cycles

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. During memory extension and microprocessor modes, it is also affected by the BYTE pin level. Furthermore, the bus cycle itself is extended by a software wait or RDY signal.

(a) Effect of Source and Destination Addresses

If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

(b) Effect of BYTE Pin Level

During memory extension and microprocessor modes, if 16 bits of data are to be transferred on an 8bit data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Furthermore, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.

(c) Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

(d) Effect of RDY Signal

During memory extension and microprocessor modes, DMA transfers to and from an external area are affected by the $\overline{\text{RDY}}$ signal. Refer to " $\overline{\text{RDY}}$ signal".

Figure 1.13.5 shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units using an 8-bit bus ((2) in Figure 1.13.5), two source read bus cycles and two destination write bus cycles are required.





BCLK	
Address	CPU use Source Destination Dummy CPU use
 RD signal	
WR signal	
Data bus	CPU use Source Destination CPU use CPU use
) When the transfer u	transfer unit is 16 bits and the source address of transfer is an odd address, or when the nit is 16 bits and an 8-bit bus is used
BCLK	
Address	CPU use Source + 1 Destination CPU use CPU use
 RD signal	
WR signal	
Data bus	CPU use Source + 1 Destination CPU use CPU use
Address	CPU use Source Destination CPU use
 WR signal	
Data bus	CPU use Source Destination CPU use CPU use
) When the	source read cycle under condition (2) has one wait state inserted
BCLK	
Address	CPU use Source Source + 1 Destination Dummy cycle
 RD signal	
WR signal	

Figure 1.13.5. Transfer Cycles for Source Read



2. DMA Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible. Table 1.13.2 shows the number of DMA transfer cycles. Table 1.13.3 shows the Coefficient j, k. The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

			Single-chip mode		Memory expansion mode		
Transfer unit	Bus width	Access address			Microprocessor mode		
			No. of read	No. of write	No. of read	No. of write	
			cycles	cycles	cycles	cycles	
	16-bit	Even	1	1	1	1	
8-bit transfers	(BYTE= "L")	Odd	1	1	1	1	
(DMBIT= "1")	8-bit	Even	_	_	1	1	
	(BYTE = "H")	Odd	_	_	1	1	
	16-bit	Even	1	1	1	1	
16-bit transfers	(BYTE = "L")	Odd	2	2	2	2	
(DMBIT= "0")	8-bit	Even	_	_	2	2	
	(BYTE = "H")	Odd			2	2	

Table 1.13.2. DMA Transfer Cycles

Table 1.13.3. Coefficient j, k

	Internal area			External area							
	Internal ROM, RAM SFR		Separate bus				Multiplex bus				
	No wait	With wait	1-wait ²	2-wait ²	No wait	wait With wait ¹		With wait ¹			
						1 wait	2 waits	3 waits	1 wait	2 waits	3 waits
j	1	2	2	3	1	2	3	4	3	3	4
k	1	2	2	3	2	2	3	4	3	3	4

Notes:

Depends on the set value of CSE register.
 Depends on the set value of PM20 bit in PM2 register.



3. DMA Enable

When a data transfer starts after setting the DMAE bit in DMiCON register (i = 0, 1) to "1" (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit in DMiCON register is "1" (forward) or the DARi register value when the DAD bit of DMiCON register is "1" (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to "1" again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below. Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

4. DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSEL0 bits of DMiSL register (i = 0, 1) on either channel. Table 1.13.4 shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to "1" (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to "1" (enabled) when this occurred, the DMAS bit is set to "0" (DMA not requested) immediately before a data transfer starts. This bit cannot be set to "1" in a program (it can only be set to "0").

The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to "0" after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is "1", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is "0" when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

DMA factor	DMAS bit of the DMiCON register					
	Timing at which the bit is set to "1"	Timing at which the bit is set to "0"				
Software trigger	When the DSR bit of DMiCON register is set to "1"	 Immediately before a data transfer starts When set by writing "0" in a program 				
Peripheral function	When the interrupt control register for the peripheral function that is selected by the DSEL3 to DSEL0 and DMS bits of DMiCON register has its IR bit set to "1"					

Table 1.13.4. Timing at Which the DMAS Bit Changes State



DMAC

Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. Figure 1.13.6 shows an example of DMA transfer effected by external factors.

In Figure 1.13.6, because DMA0 and DMA1 requests occurred at the same time, DMA0 which has higher channel priority is accepted first and a DMA transfer on it starts. When DMA0 finishes one transfer unit, it relinquishes control of the bus to the CPU, and when the CPU finishes one bus access, DMA1 starts a transfer next and after completion of one transfer unit, returns control of the bus to the CPU.

Note that because there is only one DMAS bit on each channel, the number of times DMA is requested cannot be counted. Therefore, even if multiple DMA requests occurred before gaining control of the bus as in the case of DMA1 in Figure 1.13.6, the DMAS bit is set to "0" when control of the bus is gained and after completion of one transfer unit, control of the bus is returned to the CPU.




Figure 1.13.6. DMA Transfer by External Factors



Timers

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figures 1.14.1 and 1.14.2 show block diagrams of timer A and timer B configuration, respectively.





Figure 1.14.1. Timer A Configuration



Timers





Timer A

Figure 1.14.3 shows a block diagram of the timer A. Figures 1.14.4 to 1.14.6 show registers related to the timer A.

The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits of TAiMR register (i = 0 to 4) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count "000016."
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.




Figure 1.14.3. Timer A Block Diagram




Figure 1.14.4. TA0MR to TA4MR Registers






Figure 1.14.5. TA0 to TA4 Registers, TABSR Register, and UDF Register






Figure 1.14.6. ONSF Register, TRGSR Register, and CPSRF Register

1. Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 1.14.1). Figure 1.14.7 shows TAiMR register in timer mode.

	Table 1.14.1.	Specifications	in	Timer	Mode
--	---------------	-----------------------	----	-------	------

Item	Specification			
Count source	f1, f2, f8, f32, fC32			
Count operation	Down-count			
	• When the timer underflows, it reloads the reload register contents and continues counting			
Divide ratio	1/(n+1) n: set value of TAiMR register (i= 0 to 4) 000016 to FFFF16			
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)			
Count stop condition	Set TAiS bit to "0" (= stop counting)			
Interrupt request generation timing	Timer underflow			
TAilN pin function	I/O port or gate input			
TAiout pin function	I/O port or pulse output			
Read from timer	Count value can be read by reading TAi register			
Write to timer	 When not counting and until the 1st count source is input after counting start 			
	Value written to TAi register is written to both reload register and counter			
	 When counting (after 1st count source input) 			
	Value written to TAi register is written to only reload register			
	(Transferred to counter when reloaded next)			
Select function	Gate function			
	Counting can be started and stopped by an input signal to TAiIN pin			
	Pulse output function			
	Whenever the timer underflows, the output polarity of TAiOUT pin is inverted.			
	When not counting, the pin outputs a low.			




Figure 1.14.7. Timer Ai Mode Register in Timer Mode



2. Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3 and A4 can count two-phase external signals. Table 1.14.2 lists specifications in event counter mode (when <u>not</u> processing two-phase pulse signal). Table 1.14.3 lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). Figure 1.14.8 shows TAiMR register in event counter mode (when <u>not</u> processing two-phase pulse signal). Figure 1.14.9 shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal). Figure 1.14.9 shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4).

Item	Specification					
Count source	• External signals input to TAilN pin (i=0 to 4) (effective edge can be selected					
	in program)					
	Timer B2 overflows or underflows,					
	timer Aj (j=i-1, except j=4 if i=0) overflows or underflows,					
	timer Ak (k=i+1, except k=0 if i=4) overflows or underflows					
Count operation	Up-count or down-count can be selected by external signal or program					
	• When the timer overflows or underflows, it reloads the reload register con-					
	tents and continues counting. When operating in free-running mode, the					
	timer continues counting without reloading.					
Divided ratio	1/ (FFFF16 - n + 1) for up-count					
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFF16					
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)					
Count stop condition	Set TAiS bit to "0" (= stop counting)					
Interrupt request generation timing						
TAilN pin function	I/O port or count source input					
TAiout pin function	I/O port, pulse output, or up/down-count select input					
Read from timer	Count value can be read by reading TAi register					
Write to timer	• When not counting and until the 1st count source is input after counting start					
	Value written to TAi register is written to both reload register and counter					
	When counting (after 1st count source input)					
	Value written to TAi register is written to only reload register					
	(Transferred to counter when reloaded next)					
Select function	Free-run count function					
	Even when the timer overflows or underflows, the reload register content is					
	not reloaded to it					
	Pulse output function					
	Whenever the timer underflows or underflows, the output polarity of TAiOUT					
	pin is inverted . When not counting, the pin outputs a low.					

Table 1.14.2. Specifications in Event Counter Mode (when not processing two-phase pulse signal)



b6 b5 b4 b3 b2 b1 b0 0 0 0 1 0 1	TAC	Symbol Add MR to TA4MR 039616 to		
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode select bit	b1 b0	RW
	TMOD1		0 1 : Event counter mode (Note 1)	RW
· · · · · · · · · · · · · · · · · · ·	MR0	Pulse output function select bit	 0 : Pulse is not output (TAiOUT pin functions as I/O port) 1 : Pulse is output (Note 2) (TAiOUT pin functions as pulse output pin) 	RW
	MR1	Count polarity select bit (Note 3)	0 : Counts external signal's falling edge 1 : Counts external signal's rising edge	RW
	MR2	Up/down switching cause select bit	0 : UDF register 1 : Input signal to TAiout pin (Note 4)	RW
·	MR3	Must be set to "0" in event	counter mode	RW
	TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	RW
	TCK1	Can be "0" or "1" when not processing	using two-phase pulse signal	RW
registers. Note 2: TA0OUT pin is Note 3: Effective when the Note 4: Count down whether the Note 4: Count down whether the Note 4: Count down whether Note 4:	-channel ope ne TAiGH an en input on T/	n drain output. d TAiGL bits of ONSF or ⊺	elected using the ONSF and TRGSR TRGSR register are '002' (TAiIN pin in up when input on that pin is high. The node).	

Figure 1.14.8. TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing)



Table 1.14.3. Specifications in Event Counter Mode	(when processing two-ph	hase pulse signal with timers A^2 A^3 and A^4)
Table 1.14.5. Opeenications in Event obuilter mode	(which processing two-ph	

ltem	Specification					
Count source	• Two-phase pulse signals input to TAiIN or TAiOUT pins (i = 2 to 4)					
Count operation	• Up-count or down-count can be selected by two-phase pulse signal					
	• When the timer overflows or underflows, it reloads the reload register con-					
	tents and continues counting. When operating in free-running mode, the					
	timer continues counting without reloading.					
Divide ratio	1/ (FFFF16 - n + 1) for up-count					
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFFF16					
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)					
Count stop condition	Set TAiS bit to "0" (= stop counting)					
Interrupt request generation timing	Timer overflow or underflow					
TAilN pin function	Two-phase pulse input					
TAiout pin function	Two-phase pulse input					
Read from timer	Count value can be read by reading timer A2, A3 or A4 register					
Write to timer	• When not counting and until the 1st count source is input after counting start					
	Value written to TAi register is written to both reload register and counter					
	 When counting (after 1st count source input) 					
	Value written to TAi register is written to reload register					
	(Transferred to counter when reloaded next)					
Select function (Note)	Normal processing operation (timer A2 and timer A3)					
	The timer counts up rising edges or counts down falling edges on TAjıN pin					
	when input signals on TAjout pin is "H".					
	(j=2,3) Up- Up- Up- Down- Down- Down- count count count count count					
	Multiply-by-4 processing operation (timer A3 and timer A4)					
	If the phase relationship is such that TAkIN(k=3, 4) pin goes "H" when the					
	input signal on TAkOUT pin is "H", the timer counts up rising and falling					
	edges on TAkOUT and TAkIN pins. If the phase relationship is such that					
	TAkIN pin goes "L" when the input signal on TAkOUT pin is "H", the timer					
	counts down rising and falling edges on TAkOUT and TAkIN pins.					
	Count up all edges Count down all edges					
	TAkın					
	Count up all edges Count down all edges					
	Counter initialization by Z-phase input (timer A3)					
	The timer count value is initialized to 0 by Z-phase input.					

Notes:

1. Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.




Figure 1.14.9. TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)



• Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to "0" by Z-phase (counter initialization) input during twophase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, x4 processing, with Z-phase entered from the INT2 pin.

Counter initialization by Z-phase input is enabled by writing "000016" to the TA3 register and setting the TAZIE bit in ONSF register to "1" (= Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be chosen to be the rising or falling edge by using the POL bit of INT2IC register. The Z-phase pulse width applied to the INT2 pin must be equal to or greater than one clock cycle of the timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. Figure 1.14.10 shows the relationship between the two-phase pulse (A phase and B phase) and the Z phase.

If timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.




Figure 1.14.10. Two-phase Pulse (A phase and B phase) and the Z Phase



3. One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. (See Table 1.14.4.) When the trigger occurs, the timer starts up and continues operating for a given period. Figure 1.14.12 shows the TAiMR register in one-shot timer mode.

Item	Specification			
Count source	f1, f2, f8, f32, fC32			
Count operation	Down-count			
	• When the counter reaches 000016, it stops counting after reloading a new value			
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting			
Divide ratio	1/n n : set value of TAi register 000016 to FFFF16			
	However, the counter does not work if the divide-by-n value is set to 000016.			
Count start condition	TAiS bit of TABSR register = "1" (start counting) and one of the following			
	triggers occurs.			
	External trigger input from the TAilN pin			
	Timer B2 overflow or underflow,			
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,			
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow			
	 The TAiOS bit of ONSF register is set to "1" (= timer starts) 			
Count stop condition	When the counter is reloaded after reaching "000016"			
	• TAiS bit is set to "0" (= stop counting)			
Interrupt request generation timing	When the counter reaches "000016"			
TAilN pin function	I/O port or trigger input			
TAiout pin function	I/O port or pulse output			
Read from timer	An indeterminate value is read by reading TAi register			
Write to timer	• When not counting and until the 1st count source is input after counting start			
	Value written to TAi register is written to both reload register and counter			
	 When counting (after 1st count source input) 			
	Value written to TAi register is written to only reload register			
	(Transferred to counter when reloaded next)			
Select function	Pulse output function			
	The timer outputs a low when not counting and a high when counting.			



_	0 0	3 b2	10		nbol Address to TA4MR 39616 to 039/	After reset A16 0016	
				Bit symbol	Bit name	Function	RW
		ł	: 너	TMOD0	Operation mode select bit	b1 b0	RW
			·	TMOD1		1 0 : One-shot timer mode	RW
				MR0	Pulse output function select bit	0 : Pulse is not output (TAio∪⊤ pin functions as I/O port) 1 : Pulse is output (Note 1) (TAio∪⊤ pin functions as a pulse output pin)	RW
				MR1	External trigger select bit (Note 2)	0 : Falling edge of input signal to TAiın pin (Note 3) 1 : Rising edge of input signal to TAiın pin (Note 3)	RW
				MR2	Trigger select bit	0 : TAiOS bit is enabled 1 : Selected by TAiTGH to TAiTGL bits	RW
				MR3	Must be set to "0" in one-s	hot timer mode	RW
				TCK0	Count source select bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
				TCK1		1 0 : f32 1 1 : fC32	RW

Figure 1.14.12. TAiMR Register in One-shot Timer Mode



4. Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see Table 1.14.5). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 1.14.13 shows TAiMR register in pulse width modulation mode. Figures 1.14.14 and 1.14.15 show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates.

Item	Specification				
Count source	f1, f2, f8, f32, fC32				
Count operation	Down-count (operating as an 8-bit or a 16-bit pulse width modulator)				
	• The timer reloads a new value at a rising edge of PWM pulse and continues counting				
	 The timer is not affected by a trigger that occurs during counting 				
16-bit PWM	High level width n / fj n : set value of TAi register (i=o to 4)				
	• Cycle time (2 ¹⁶ -1) / fj fixed fj: count source frequency (f1, f2, f8, f32, fC32)				
8-bit PWM	• High level width n x (m+1) / fj n : set value of TAiMR register high-order address				
	• Cycle time (2 ⁸ -1) x (m+1) / fj m : set value of TAiMR register low-order address				
Count start condition	External trigger input from the TAilN pin				
	Timer B2 overflow or underflow,				
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,				
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow				
	• TAiS bit of TABSR register is set to "1" (= start counting)				
Count stop condition	TAiS bit is set to "0" (= stop counting)				
Interrupt request generation timing	PWM pulse goes "L"				
TAilN pin function	I/O port or trigger input				
TAIOUT pin function	Pulse output				
Read from timer	An indeterminate value is read by reading TAi register				
Write to timer	• When not counting and until the 1st count source is input after counting start				
	Value written to TAi register is written to both reload register and counter				
	When counting (after 1st count source input)				
	Value written to TAi register is written to only reload register				

(Transferred to counter when reloaded next)

Table 1.14.5. Specifications in PWM Mode



7 b6 b5 b4 b3 b2 b1 b0 1 1 1 1		ymbol Addu IR to TA4MR 039616 to		
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode	b1 b0	RW
	TMOD1	select bit	1 1 : PWM mode (Note 1)	RW
	MR0	Must be set to "1" in PW	/ mode	RW
	MR1	External trigger select bit (Note 2)	0: Falling edge of input signal to TAiN pin(Note 3) 1: Rising edge of input signal to TAiN pin(Note 3)	RW
	MR2	Trigger select bit	0 : TAiOS bit is enabled 1 : Selected by TAiTGH to TAiTGL bits	RW
	MR3	16/8-bit PWM mode select bit	0: Functions as a 16-bit pulse width modulator 1: Functions as an 8-bit pulse width modulator	RW
	TCK0	Count source select bit	^{ь7ъ6} 0 0 : f1 or f2 0 1 : f8	RW
	TCK1		1 0 : f32 1 1 : fC32	RW

Figure 1.14.13. TAIMR Register in PWM Mode






Figure 1.14.14. Example of 16-bit Pulse Width Modulator Operation




Figure 1.14.15. Example of 8-bit Pulse Width Modulator Operation





Timer B


Figure 1.15.1 shows a block diagram of the timer B. Figures 1.15.2 and 1.15.3 show registers related to the timer B.

Timer B supports the following three modes. Use the TMOD1 and TMOD0 bits of TBiMR register (i = 0 to 5) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows or underflows of other timers.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.














Figure 1.15.3. TB0 to TB5 Registers, TABSR Register, TBSR Register, CPSRF Register



1. Timer Mode

Timers (Timer B)

In timer mode, the timer counts a count source generated internally (see Table 1.15.1). Figure 1.15.4 shows TBiMR register in timer mode.

Item	Specification		
Count source	f1, f2, f8, f32, fC32		
Count operation	Down-count		
	When the timer underflows, it reloads the reload register contents and		
	continues counting		
Divide ratio	1/(n+1) n: set value of TBiMR register (i= 0 to 5) 000016 to FFFF16		
Count start condition	Set TBiS bit ^(Note) to "1" (= start counting)		
Count stop condition	Set TBiS bit to "0" (= stop counting)		
Interrupt request generation timing	Timer underflow		
TBilN pin function	I/O port		
Read from timer	Count value can be read by reading TBi register		
Write to timer	• When not counting and until the 1st count source is input after counting start		
	Value written to TBi register is written to both reload register and counter		
	 When counting (after 1st count source input) 		
	Value written to TBi register is written to only reload register		
	(Transferred to counter when reloaded next)		

Table 1.15.1. Specifications in Timer Mode

Note : The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.

7 b6 b5 b4 b3 b2 b1 b0 0 0 0	TB0MŔ t	hbol Address o TB2MR 039B16 to 039E o TB5MR 035B16 to 035E		
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode select bit	0 0 : Timer mode	RW
	TMOD1			RW
	MR0	Has no effect in timer mode)	RW
	MR1	Can be set to "0" or "1"		RW
	MR2	TB0MR, TB3MR registers Must be set to "0" in timer r	node	RW
		TB1MR, TB2MR, TB4MR, Nothing is assigned. When content is indeterminate	TB5MR registers write, set to "0". When read, its	
· · · · · · · · · · · · · · · · · · ·	MR3	When write in timer mode, content is indeterminate.	set to "0". When read in timer mode, its	RO
·	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
	TCK1		1 0 : f32 1 1 : fC32	RW

Figure 1.15.4. TBiMR Register in Timer Mode


2. Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see Table 1.15.2). Figure 1.15.5 shows TBiMR register in event counter mode.

Item	Specification
Count source	• External signals input to TBin pin (i=0 to 5) (effective edge can be selected
	in program)
	• Timer Bj overflow or underflow (j=i-1, except j=2 if i=0, j=5 if i=3)
Count operation	Down-count
	• When the timer underflows, it reloads the reload register contents and
	continues counting
Divide ratio	1/(n+1) n: set value of TBi register 000016 to FFFF16
Count start condition	Set TBiS bit ¹ to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	Timer underflow
TBilN pin function	Count source input
Read from timer	Count value can be read by reading TBi register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TBi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TBi register is written to only reload register
	(Transferred to counter when reloaded next)

Notes:

1. The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.



Note 2: The port direction bit for the TBiin pin must be set to "0" (= input mode).

Figure 1.15.5. TBiMR Register in Event Counter Mode



3. Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see Table 1.15.3). Figure 1.15.6 shows TBiMR register in pulse period and pulse width measurement mode. Figure 1.15.7 shows the operation timing when measuring a pulse period. Figure 1.15.8 shows the operation timing when measuring a pulse width.


Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	• Up-count
	• Counter value is transferred to reload register at an effective edge of mea-
	surement pulse. The counter value is set to "000016" to continue counting.
Count start condition	Set TBiS (i=0 to 5) bit ³ to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	 When an effective edge of measurement pulse is input¹
	• Timer overflow. When an overflow occurs, MR3 bit of TBiMR register is set
	to "1" (overflowed) simultaneously. MR3 bit is cleared to "0" (no overflow) by
	writing to TBiMR register at the next count timing or later after MR3 bit was
	set to "1". At this time, make sure TBiS bit is set to "1" (start counting).
TBilN pin function	Measurement pulse input
Read from timer	Contents of the reload register (measurement result) can be read by reading TBi register ²
Write to timer	Value written to TBi register is written to neither reload register nor counter
Notes:	

Notes:


1. Interrupt request is not generated when the first effective edge is input after the timer started counting.

2. Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.


3. The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.







Note 3: This timing diagram is for the case where the TBiMR register's MR1 to MR0 bits are "002" (measure the interval from falling edge to falling edge of the measurement pulse).



Count source	ແມ່ນນນີ່ມັນນີ່ມັນນີ້ມີມາບບັນນານ
Measurement pulse	"H" "L" Transfer Transfer Transfer
Reload register ← co transfer timing	ounter
Timing at which cou reaches "000016"	inter
TBiS bit	"1" "0"
TBilC register's IR bit	"1" "0"
TBiMR register's	"1" Set to "0" upon accepting an interrupt request or by "1" writing in program
	ne TB0S to TB2S bits are assigned to the TABSR register's bit 5 to bit 7, and the TB3S to TB5S bits re assigned to the TBSR register's bit 5 to bit 7.
Note 2: Timer has ove Note 3: This timing di	agram is for the case where the TBiMR register's MR1 to MR0 bits are "102" (measure the interval edge to the next rising edge and the interval from a rising edge to the next falling edge of the

Figure 1.15.8. Operation timing when measuring a pulse width



Three-phase Motor Control Timer Function

Timers A1, A2, A4 and B2 can be used to output three-phase motor drive waveforms. Table 1.16.1 lists the specifications of the three-phase motor control timer function. Figure 1.16.1 shows the block diagram for three-phase motor control timer function. Also, the related registers are shown on Figure 1.16.2 to Figure 1.16.7.

Item	Specification
Three-phase waveform output pin	Six pins (U, \overline{U} , V, \overline{V} , W, \overline{W})
Forced cutoff input ¹	Input "L" to NMI pin
Used Timers	Timer A4, A1, A2 (used in the one-shot timer mode)
	Timer A4: U- and U-phase waveform control
	Timer A1: V- and \overline{V} -phase waveform control
	Timer A2: W- and \overline{W} -phase waveform control
	Timer B2 (used in the timer mode)
	Carrier wave cycle control
	Dead timer timer (3 eight-bit timer and shared reload register)
	Dead time control
Output waveform	Triangular wave modulation, Sawtooth wave modification
	Enable to output "H" or "L" for one cycle
	Enable to set positive-phase level and negative-phase
	level respectively
Carrier wave cycle	Triangular wave modulation: count source x (m+1) x 2
	Sawtooth wave modulation: count source x (m+1)
	m: Setting value of TB2 register, 0 to 65535
	Count source: f1, f2, f8, f32, fC32
Three-phase PWM output width	Triangular wave modulation: count source x n x 2
	Sawtooth wave modulation: count source x n
	n: Setting value of TA4, TA1 and TA2 register (of TA4,
	TA41, TA1, TA11, TA2 and TA21 registers when setting
	the INV11 bit to "1"), 1 to 65535
	Count source: f1, f2, f8, f32, fC32
Dead time	Count source x p, or no dead time
active disable function	p: Setting value of DTT register, 1 to 255
	Count source: f1, f2, f1 divided by 2, f2 divided by 2
Active level	Eable to select "H" or "L"
Positive and negative-phase concurrent	Positive and negative-phases concurrent active disable
	function
	Positive and negative-phases concurrent active detect func
	tion
Interrupt frequency	For Timer B2 interrupt, select a carrier wave cycle-to-cycle
	basis through 15 times carrier wave cycle-to-cycle basis


Notes:

1. Forced cutoff with $\overline{\text{NMI}}$ input is effective when the IVPCR1 bit of TB2SC register is set to "1" (three-phase output forcible cutoff by $\overline{\text{NMI}}$ input enabled). If an "L" signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit is "1", the related pins go to a high-impedance state regardless of which functions of those pins are being used.

Related pins

P72/CLK2/TA10UT/V P73/CTS2/RTS2/TA1IN/V P74/TA20UT/W P75/TA2IN/W P80/TA40UT/U P81/TA4IN/U





Note : If the INV06 bit = 0 (triangular wave modulation mode), a transfer trigger is generated at only the first occurrence of a timer B2 underflow after writing to the IDB0 and IDB1 registers.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTE

Mitsubishi microcomputers M16C / 62P Group

Renesas Technology Corp. $\bar{\mathbb{M}}$ NUN Š

130

П igure

1.16.1.

Three-phase

Motor

Control Timer

Functions

Block Diagram

	Symbol INVC0	Address 034816	After reset 0016		
	Bit symbol	Bit name		Description	RW
		Effective interrupt output oolarity select bit	odd-number B2 underflow 1: ICTB2 count	er incremented by 1 at red occurrences of a timer	RW
		Effective interrupt output pecification bit (Note 2)	0: ICTB2 cour timer B2 unc 1: Selected by		RW
	INV02	Mode select bit (Note 4)	function unu	e motor control timer sed (Note 5) e motor control timer	RW
	INV03	Dutput control bit (Note 6)	disabled	e motor control timer output (Note 5) e motor control timer output	RW
	INV04 p	Positive and negative hases concurrent output isable function enable bit		s active output enabled s active output disabled	RW
	INV05 p	Positive and negative hases concurrent output letect flag	0: Not detected 1: Already dete		RW
[[[] [Aodulation mode select vit (Note 8)		ve modulation mode (Note 9) e modulation mode	RW
	INV07 S	Software trigger select bit	trigger. If the IN the dead time t	to "1" generates a transfer IV06 bit is "1", a trigger for imer is also generated. is bit when read is "0".	RW
can only be rewritten Note 2: If this bit needs to be Note 3: Effective when the II is incremented by "1' Note 4: Setting the INV02 bit Note 5: All of the U, U, V, V, phase motor control disable). Note 6: The INV03 bit is set • When reset • When set to "0" in	when timers A1 e set to "1", set a NV11 bit is "1" (tl " each time the t t to "1" <u>activates</u> W and W pins a timer function) a to "0" in the follo d negative go ac <u>a program</u> e NMI pin change vriting "0" in a pro-	, A2, A4 and B2 are idle. ny value in the ICTB2 regis pree-phase mode 1). If INV imer B2 underflows, regard the dead time timer, U/V/V re placed in the high-imper nd setting the INV03 bit to wing cases: tive simultaneously while II es state from "H" to "L" (Th ogram, and cannot be set t	ster before writing (11 is "0" (three-p tless of whether t V-phase output ca dance state by se "0" (three-phase NV04 bit is "1" e INV03 bit canno	hase mode 0), the ICTB2 co he INV00 and INV01 bits are ontrol circuits and ICTB2 cou- sting the INV02 bit to 1 (thre motor control timer output	unter e set. inter. e-
Item		INV06=0		INV06=1	
Mode Timing at which transferred		Triangular wave modul Transferred only once s with the transfer trigger the IDB0 to IDB1 regist	synchronously after writing to	Sawtooth wave modulation Transferred every transfer	
IDB1 registers to three-pha register			alling adapt of		
		Synchronous with the f timer A1, A2, or A4 one		Synchronous with the trans trigger and the falling edge A1, A2, or A4 one-shot puts	of time



	b4 b3 b2 b1 b0	Symbo INVC1	I Address 034916	After reset 0016		
		Bit symbol	Bit name		Description	RV
		INV10	Timer A1, A2, A4 start trigger signal select bit		2 underflow 2 underflow and write to the ister	RW
		INV11	Timer A1-1, A2-1, A4-1 control bit (Note 2)		bhase mode 0 bhase mode 1 (Note 3)	RV
		INV12	Dead time timer count source select bit	0 : f1 or f2 1 : f1 divide	ed by 2 or f2 divided by 2	RW
		INV13	Carrier wave detect flag (Note 4)	urrence: 1: Timer A	output at even-numbered occ- s (TAj1 register value counted) output at odd-numbered occ- s (TAj1 register value counted)	RC
		INV14	Output polarity control bit		waveform "L" active waveform "H" active	RW
		INV15	Dead time invalid bit		ne timer enabled ne timer disabled	R٧
		INV16	Dead time timer trigger select bit	one-sho 1: Rising e	edge of timer A4, A1 or A2 ot pulse edge of three-phase output shift (U, V or W phase) output (Note 5)	RV
		(b7)	Reserved bit	This bit sh	ould be set to "0"	RV
	register can only b	e rewritten wh	g the PRC1 bit of PRCR regist then timers A1, A2, A4 and B2 a described in the table below.		te enable). Note also that this	
	Item		INV11=0		INV11=1	
	Mode		Three-phase mode 0		Three-phase mode 1	
	TA11, TA21, TA4	1 registers	Not used		Used	
	INV00 bit, INV01	bit	Has no effect. ICTB2 counted timer B2 underflows regardle whether the INV00 to INV01	ss of	Effect	
	INV13 bit		Has no effect		Effective when INV11 bit is "1" INV06 bit is "0"	and
Note 4:	INV11 bit is "0", se The INV13 bit is e is "1" (three-phase If all of the followir of three-phase out	et the PWCON ffective only we mode 1). In conditions he put shift regist	bit to "0" (timer B2 reloaded b hen the INV06 bit is "0" (triang hold true, set the INV16 bit to "	by a timer B2 gular wave m	(three-phase mode 0). Also, if the underflow). nodulation mode) and the INV11 e timer triggered by the rising ed	bit

Figure 1.16.3. INVC1 Register






Figure 1.16.4. IDB0 Register, IDB1Register, and DTT Register






Figure 1.16.5. ICTB2 Register, TA1, TA2, TA4, TA11, TA21 and TA41 Registers, and TB2SC Registers



b15) b7	register (No	ьо	Symbol TB2]	Address 039516-039416	After reset Indeterminate	
						г
			Function		Setting range	
			nt source by n + 1 where n and A4 are started at every		000016 to FFFF16	
Frigger se				After reset 0016		
		Bit symbol	Bit name	F	unction	
		TA1TGL	Timer A1 event/trigger select bit	To use the V-pl circuit, set thes	hase output control e bits to "012"(TB2	
		TA1TGH		underflow).		
	·	TA2TGL	Timer A2 event/trigger select bit	circuit, set thes	hase output control e bits to "012"(TB2	
		TA2TGH		underflow).		
		TA3TGL	Timer A3 event/trigger select bit		Зім is selected (Note 1 w is selected (Note 2))
· · · · · · · · · · · · · · · · · · ·		ТАЗТСН		1 0 : TA2 overflo	w is selected (Note 2) w is selected (Note 2)	
· · · · · · · · · · · · · · · · · · ·		TA4TGL	Timer A4 event/trigger select bit	circuit, set thes	hase output control e bits to "012"(TB2	
L		TA4TGH		underflow).		
Note 2: Ov Count s	verflow or under	flow.	n bit to "0" (input mode). Address 038016	After reset 0016		
		Bit symbol	Bit name	F	Function	_
		TA0S	Timer A0 count start flag	0 : Stops co	unting	
		TA1S	Timer A1 count start flag	1 : Starts co	ounting	
		- TA2S	Timer A2 count start flag			
		- TA3S	Timer A3 count start flag			
	i	TA4S	Timer A4 count start flag			
		TB0S	Timer B0 count start flag			
			· · · · · · · · · · · · · · · · · · ·			
		TB1S	Timer B1 count start flag			

imer Ai mode regist b6 b5 b4 b3 b2 b1 b0 0 1 1 0 1 0 </th <th>Symbo TA1MF</th> <th>R 039716</th> <th>After reset 0016</th> <th></th>	Symbo TA1MF	R 039716	After reset 0016	
	TA2MF TA4MF		0016 0016	
	Bit symbol	Bit name	Function	RV
	TMOD0 TMOD1	Operation mode select bit	Must set to "102" (one-shot timer mode) for the three-phase motor control timer function	RV RV
	MR0	Pulse output function select bit	Must set to "0" for the three-phase motor control timer function	_
· · · · · · · · · · · · · · · · · · ·	MR1	External trigger select bit	Has no effect for the three-phase motor control timer function	RV
· · · · · · · · · · · · · · · · · · ·	MR2	Trigger select bit	Must set to "1" (selected by event/trigger select register) for the three-phase motor control timer function	RV
	MR3	Must set to "0" for the three	ee-phase motor control timer function	RV
	TCK0	Count source select bit	b7 b6 0 0 : f1 or f2 0 1 : f8	RV
	TCK1		1 0 : f32	RW
- imer B2 mode regis	ter		11:fc32	<u> </u>
Timer B2 mode regis 7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0 0 0	t er Symbo TB2Mi		After reset 00XX00002	
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2M	R 039D16	After reset 00XX00002	RV
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MI Bit symbol	R 039D16 Bit name	After reset 00XX00002 Function	-
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2M	R 039D16	After reset 00XX00002 Function	RV
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MI Bit symbol TMOD0	R 039D16 Bit name Operation mode select bit	After reset 00XX00002 Function Set to "002" (timer mode) for the three- phase motor control timer function	RV RV
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MI Bit symbol TMOD0 TMOD1	R 039D16 Bit name Operation mode select bit Has no effect for the three	After reset 00XX00002 Function Set to "002" (timer mode) for the three-	RV RV RV
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MI Bit symbol TMOD0 TMOD1 MR0	R 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh	After reset 00XX00002 Function Set to "002" (timer mode) for the three- phase motor control timer function	RV RV RV RV
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MI Bit symbol TMOD0 TMOD1 MR0 MR1	R 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh Must set to "0" for the three	After reset 00XX00002 Function Set to "002" (timer mode) for the three- phase motor control timer function en read, its content is indeterminate. ee-phase motor control timer function een read, its content is indeterminate.	RV RV RV RV RV
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MI Bit symbol TMOD0 TMOD1 MR0 MR1 MR2	R 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh Must set to "0" for the three When write in three-phase	After reset 00XX00002 Function Set to "002" (timer mode) for the three- phase motor control timer function en read, its content is indeterminate. ee-phase motor control timer function een read, its content is indeterminate.	RV RV RV RV





The three-phase motor control timer function is enabled by setting the INV02 bit of INVC0 register to "1". When this function is on, timer B2 is used to control the carrier wave, and timers A4, A1 and A2 are used to control three-phase PWM outputs (U, \overline{U} , V, \overline{V} , W and \overline{W}). The dead time is controlled by a dedicated dead time timer. Figure 1.16.8 shows the example of triangular modulation waveform and Figure 1.16.9 shows the example of sawtooth modulation waveform.





Figure 1.16.8. Triangular Wave Modulation Operation







Serial I/O

Serial I/O is configured with five channels: UART0 to UART2, SI/O3 and SI/O4.

UARTi (i=0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 1.17.1 shows the block diagram of UARTi. Figures 1.17.2 shows the block diagram of the UARTi transmit/receive.


UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C mode)
- Special mode 2
- Special mode 3 (Bus collision detection function, IE mode) : UART0, UART1
- Special mode 4 (SIM mode) : UART2

Figures 1.17.3 to 1.17.8 show the UARTi-related registers. Refer to tables listing each mode for register setting.



Under Preliminary Specifications Rev.1.0 development Specifications in this many d Under Specifications in this manual are tentative and subject to change.








Figure 1.17.2. UARTi Transmit/Receive Unit




Under

Under $U^{nd^{e^{t}}}_{de^{ve^{lop}}}$ Preliminary Specifications Rev.1.0 Specifications in this manual are tentative and subject to change.


	(b8) b0 b7	b0	Symbol Addre U0TB 03A316-03 U1TB 03AB16-03	3A216 Indeterminate		
			U2TB 037B16-03	37A ₁₆ Indeterminate		
				Function		RW
	ll	Transm	it data			wo
			is assigned. tempt to write to these bits, v	vrite "0". The value, if read, turr	is out to be indeterminate.	-
e: Use MOV	instruction to write to this rec	gister.				I
ARTi rece	ive buffer register (i=C) to 2)	Symbol Addre U0RB 03A716-0 U1RB 03AF16-0	3A616 Indeterminate 3AE16 Indeterminate		
		Bit	U2RB 037F16-0	37E16 Indeterminate		
		symbol	Bit name	Fund	ction	RW
	·	(b7-b0)		Receive data (D7 to D0)		RO
	L	(b8)		Receive data (D ₈)		RO
		(b10-b9)	Nothing is assigned.	ese bits, write "0". The value, if	read turns out to be "0"	_
		ABT	Arbitration lost detecting	0 : Not detected		_
			flag (Note 2)	1 : Detected		RW
		OER	Overrun error flag (Note 1)	0 : No overrun error 1 : Overrun error found		RO
		····· FER	Framing error flag (Note 1)	0 : No framing error 1 : Framing error found		RO
l		····· PER	Parity error flag (Note 1)	0 : No parity error 1 : Parity error found		RO
		SUM	Error sum flag (Note 1)	0 : No error 1 : Error found		RO
PER, F Also, tl te 2: The Al	TER and OER bits are set to ' The PER and FER bits are set to ' The PER and FER bits are set to ' The PER and FER bits are set to '' the PER and FER bits are set to '' t	0" (no error). to "0" by readi 0" in a prograr	The SUM bit is set to "0" (no ing the lower byte of the UiRl n. (Writing "1" has no effect.) Symbol Addre U0BRG 03A1 U1BRG 03A2	rss After reset 16 Indeterminate 16 Indeterminate	(reception disabled), an of	ror).
			U2BRG 0379	16 Indeterminate	0	
		Accumi	Function ng that set value = n, UiBRG	divides the count source	Setting range	RW
٤.		by n + 1		GIVINES THE COULT SOULCE	0016 to FF16	WC
	this register while serial I/O is V instruction to write to this re		mitting nor receiving.			



	UO	Symbol Add MR to U2MR 03A016, 03	A816, 037816 0016	
	Bit symbol	Bit name	Function	RW
	SMD0	Serial I/O mode select bit (Note 2)	0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode	
	 SMD1		0 1 0 : I ² C mode (Note 3) 1 0 0 : UART mode transfer data 7 bits long 1 0 1 : UART mode transfer data 8 bits long	RW
	 SMD2		1 1 0 : UART mode transfer data 9 bits long Must not be set except above	RW
	 CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock (Note 1)	RW
	 STPS	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	RW
	 PRY	Odd/even parity select bit	Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RW
l	 PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RW
	 IOPOL	TxD, RxD I/O polarity reverse bit	0 : No reverse 1 : Reverse	RW
		rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A	ress After reset	
		Symbol Add	ress After reset	
		Symbol Add	ress After reset	RW
	U0 Bit	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source	ress After reset C16, 037C16 000010002 Function b1 b0 0 0 : f1 SIO or f2 SIO is selected	
	U0 Bit symbol	Symbol Add C0 to U2C0 03A416, 03A Bit name	ress After reset C16, 037C16 000010002 Function	RW
	U0 Bit symbol CLK0	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source	ress After reset C16, 037C16 000010002 Function ^{b1 b0} 0 0 : f1sio or f2sio is selected 0 1 : fasio is selected 1 0 : f32sio is selected	RW
	Bit symbol CLK0 CLK1	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit	Function Function Function ^{b1 b0} 0 0 : f1sio or f2sio is selected 0 1 : f8sio is selected 1 0 : f3sio is selected 1 1 : Must not be set Effective when CRD = 0 0 : CTS function is selected (Note 1)	RW
	Bit symbol CLK0 CLK1 CRS	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 4) Transmit register empty	ress After reset C16, 037C16 000010002 Function b1 b0 0 0 : Ifsio or f2sio is selected 0 1 : fasio is selected 1 0 : fazsio is selected 1 1 : Must not be set Effective when CRD = 0 0 : CTS function is selected (Note 1) 1 : RTS function is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register	RW RW RW
	U00 Bit symbol CLK0 CLK1 CRS TXEPT	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 4) Transmit register empty flag	ress After reset $C_{16}, 037C_{16} 000010002$ Function 0 0 : 1150 or f2510 is selected 0 : 1 : f8510 is selected 1 : f8510 is selected 1 : 32510 is selected 1 : 32510 is selected 1 : Must not be set Effective when CRD = 0 0 : CTS function is selected (Note 1) 1 : RTS function is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission) completed) 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled	RW RW RW RO
	Bit symbol CLK0 CLK1 CRS TXEPT CRD	Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit (Note 4) Transmit register empty flag CTS/RTS disable bit Data output select bit	ress After reset C16, 037C16 000010002 Function $b_{1 \ b_{0}}$ 0 0 : f1sio or f2sio is selected 0 1 : fasio is selected 1 0 : f325io is selected 1 1 : Must not be set Effective when CRD = 0 0 : CTS function is selected (Note 1) 1 : RTS function is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission) 1 : No data present in transmit register (transmission) 1 : No data present in transmit register (transmission) 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P60, P64 and P73 can be used as I/O ports) 0 : TxDi/SDAi and SCLi pins are CMOS output	RW RW RW RO RO RW RW
	Bit symbol CLK0 CLK1 CRS TXEPT CRD	Symbol Add C0 to U2C0 03A416, 03A Bit name Bit name BRG count source select bit CTS/RTS function select bit (Note 4) Transmit register empty flag CTS/RTS disable bit Data output select bit (Note 2) Data output select bit (Note 2)	ress After reset C16, 037C16 000010002 Function Function b1 b0 0 1 fisio or f2sio is selected 0 1 : fasio is selected 1 1 : fasio is selected 1 0 : fazsio is selected 1 1 : Must not be set Effective when CRD = 0 0 : CTS function is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P60, P64 and P73 can be used as I/O ports) 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at falling edge of transfer clock and receive data is input at falling edge	RW RW RW RO RO RW










	4 b3 b2 b1 b0		Symbol Addre JCON 03B0		
		Bit symbol	Bit name	Function	RW
		U0IRS	UART0 transmit interrupt cause select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	RW
		U1IRS	UART1 transmit interrupt cause select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	RW
		UORRM	UART0 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enable	RW
		U1RRM	UART1 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enabled	RW
		CLKMD0	UART1 CLK/CLKS select bit 0	Effective when CLKMD1 = "1" 0 : Clock output from CLK1 1 : Clock output from CLKS1	RW
· · · · · · · · · · · · · · · · · · ·		CLKMD1	UART1 CLK/CLKS select bit 1 (Note)	0 : CLK output is only CLK1 1 : Transfer clock output from multiple pins function selected	RW
		RCSP	<u>Separate</u> UART0 CTS/RTS bit	0 : CTS/RTS shared pin 1 : CTS/RTS separated (CTS0 supplied from the P64 pin)	RW
		(b7)	Nothing is assigned. Whe	en write, set "0". When read, its content is indeterminate.	_
U1M ART2 sp	R register's CK Decial mode	DIR bit = "	o" (internal clock) r (i=0 to 2)	e the following conditions are met:	
U1M ART2 sp	R register's CK Decial mode	E registe	o" (internal clock) r (i=0 to 2)	vddress After reset	RW
U1M ART2 sp	R register's CK Decial mode	DIR bit = " e registe	0" (internal clock) or (i=0 to 2) Symbol A SMR to U2SMR 036F16, (uddress After reset 037316, 037716 X0000002	-
U1M ART2 sp	R register's CK Decial mode	E registe	0" (internal clock) r (i=0 to 2) Symbol A SMR to U2SMR 036F16, 0 Bit name I ² C mode select bit Arbitration lost detecting	Address After reset 037316, 037716 X0000002 Function 0 : Other than I ² C mode 1 : I ² C mode 0 : Update per bit	RW
U1M ART2 sp	R register's CK Decial mode	E registe	0" (internal clock) r (i=0 to 2) Symbol A SMR to U2SMR 036F16, f Bit name I ² C mode select bit	Address After reset 037316, 037716 X00000002 Function 0 : Other than I ² C mode 1 : I ² C mode	RW RW RW
U1M ART2 sp	R register's CK Decial mode	CDIR bit = " e registe U03 Bit symbol IICM ABC	o" (internal clock) r (i=0 to 2) Symbol A SMR to U2SMR 036F16, f Bit name I ² C mode select bit Arbitration lost detecting flag control bit	Address After reset 037316, 037716 X00000002 Function 0 : Other than I ² C mode 1 : I ² C mode 0 : Update per bit 1 : Update per bit 1 : Update per byte 0 : STOP condition detected	RW RW (Note
U1M ART2 sp	R register's CK Decial mode	E registe U03 Bit symbol IICM ABC BBS —	0" (internal clock) r (i=0 to 2) Symbol A SMR to U2SMR 036F16, 0 Bit name I ² C mode select bit Arbitration lost detecting flag control bit Bus busy flag	Address After reset 037316, 037716 X00000002 Function 0 : Other than I ² C mode 1 : I ² C mode 0 : Update per bit 1 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected (busy)	RW RW (Note RW
U1M ART2 sp	R register's CK Decial mode	E registe U03 Bit symbol IICM ABC BBS (b3)	0" (internal clock) or (i=0 to 2) Symbol A SMR to U2SMR 036F16, 0 Bit name I ² C mode select bit Arbitration lost detecting flag control bit Bus busy flag Reserved bit Bus collision detect	Address After reset 037316, 037716 X0000002 Function 0 : Other than I ² C mode 1 : I ² C mode 0 : Update per bit 1 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected (busy) Set to "0" 0 : Rising edge of transfer clock	RW RW RW (Note RW RW RW
U1M ART2 sp	R register's CK Decial mode	E registe U03 Bit symbol IICM ABC BBS (b3) ABSCS	o" (internal clock) r (i=0 to 2) Symbol A SMR to U2SMR 036F16, 0 Bit name I ² C mode select bit Arbitration lost detecting flag control bit Bus busy flag Reserved bit Bus collision detect sampling clock select bit Auto clear function select bit of transmit	Address After reset 037316, 037716 X0000002 Function 0 : Other than I ² C mode 1 : I ² C mode 0 : Update per bit 1 : Update per bit 1 : Update per byte 0 : STOP condition detected 1 : START condition detected 1 : START condition detected (busy) Set to "0" 0 : Rising edge of transfer clock 1 : Underflow signal of timer Aj (Note 2) 0 : No auto clear function	RW RW (Note RW RW





┊┸┊┸┊┸┊┸┊┸] UC	Symbol SMR2 to U2SMR2 036E	Address After reset 16, 037216, 037616 X00000002	
	Bit symbol	Bit name	Function	RW
	IICM2	I ² C mode select bit 2	Refer to Table 1.20.4	RW
	CSC	Clock-synchronous bit	0 : Disabled 1 : Enabled	RW
	SWC	SCL wait output bit	0 : Disabled 1 : Enabled	RW
	ALS	SDA output stop bit	0 : Disabled 1 : Enabled	RW
	- STAC	UARTi initialization bit	0 : Disabled 1 : Enabled	RW
	- SWC2	SCL wait output bit 2	0: Transfer clock 1: 0 output	RW
¦	. SDHI	SDA output disable bit	0: Enabled 1: Disabled (high impedance)	RW
	(b7)	Nothing is assigned. Whe indeterminate.	en write, set "0". When read, its content is	-
·		Symbol	Address After reset SD16, 037116, 037516 000X0X0X2	
	Bit	Symbol		RW
·	Bit symbol	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned.	SD16, 037116, 037516 000X0X0X2 Function	RW
	Bit	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned.	ED16, 037116, 037516 000X0X0X2 Function In read, its content is indeterminate. 0 : Without clock delay	
	Bit symbol (b0) CKPH	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned.	ED16, 037116, 037516 000X0X0X2 Function In read, its content is indeterminate. 0 : Without clock delay 1 : With clock delay	
·	Bit symbol - (b0)	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned.	ED16, 037116, 037516 000X0X0X2 Function In read, its content is indeterminate. 0 : Without clock delay	
·	Bit symbol (b0) CKPH (b2)	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned. When write, set "0". Whe Clock output select bit	SD16, 037116, 037516 000X0X0X2 Function en read, its content is indeterminate. 0 : Without clock delay 1 : With clock delay en read, its content is indeterminate.	
	Bit symbol (b0) CKPH (b2) NODC	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned. When write, set "0". Whe Clock output select bit	SD16, 037116, 037516 000X0X0X2 Function read, its content is indeterminate. 0 : Without clock delay 1 : With clock delay en read, its content is indeterminate. 0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output en read, its content is indeterminate.	
·	Bit symbol (b0) CKPH (b2) NODC	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned. When write, set "0". Whe Clock output select bit Nothing is assigned. When write, set "0". Whe SDAi digital delay setup bit	SD16, 037116, 037516 000X0X0X2 Function Immediate in read, its content is indeterminate. 0: Without clock delay 1: With clock delay 1: With clock delay Immediate is indeterminate. 0: CLKi is CMOS output 1: CLKi is N-channel open drain output Immediate is indeterminate. Immediate is indeterminate	RW
·	Bit symbol (b0) CKPH (b2) NODC	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned. When write, set "0". Whe Clock output select bit Nothing is assigned. When write, set "0". Whe SDAi digital delay	SD16, 037116, 037516 000X0X0X2 Function Function on read, its content is indeterminate. 0 : Without clock delay 1 : With clock delay 1 : With clock delay 1 : With clock delay en read, its content is indeterminate. 0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output 1 : CLKi is N-channel open drain output en read, its content is indeterminate. b7 b6 b5 0 0 0 : Without delay 0 0 1 : 1 to 2 cycle(s) of UiBRG count source 0 1 : 2 to 3 cycles of UiBRG count source 0 1 1 : 3 to 4 cycles of UiBRG count source 1 : 3 to 4 cycles of UiBRG count source	RW RW RW RW RW
	Bit symbol (b0) CKPH (b2) NODC (b4) DL0	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned. When write, set "0". Whe Clock output select bit Nothing is assigned. When write, set "0". Whe SDAi digital delay setup bit	SD16, 037116, 037516 000X0X0X2 Function Immediate in read, its content is indeterminate. 0: Without clock delay 1: With clock delay 1: With clock delay 1: With clock delay 1: With clock delay 1: CLKi is CMOS output 1: CLKi is N-channel open drain output Immed, its content is indeterminate. b7 b6 b5 0 0 0: Without delay 0 0 0: Without delay 0 0 1: 1 to 2 cycle(s) of UiBRG count source 0 1 0: 2 to 3 cycles of UiBRG count source	RW

Figure 1.17.7. U0SMR2 to U2SMR2 Registers and U0SMR3 to U2SMR3 Registers



b6 b5 b4 b3 b2 b1 b0	1 :	Symbol // /IR4 to U2SMR4 036C16,	Address After reset 037016, 037416 0016	
	Bit symbol	Bit name	Function	RW
	STAREQ	Start condition generate bit (Note)	0 : Clear 1 : Start	RV
	RSTAREQ	Restart condition generate bit (Note)	0 : Clear 1 : Start	RV
	STPREQ	Stop condition generate bit (Note)	0 : Clear 1 : Start	RV
	STSPSEL	SCL,SDA output select bit	0 : Start and stop conditions not output 1 : Start and stop conditions output	RV
	ACKD	ACK data bit	0 : ACK 1 : NACK	RV
	ACKC	ACK data output enable bit	0 : Serial I/O data output 1 : ACK data output	RV
	SCLHI	SCL output stop enable bit	0 : Disabled 1 : Enabled	RV
	SWC9	SCL wait bit 3	0 : SCL "L" hold disabled 1 : SCL "L" hold enabled	RW

Figure 1.17.8. U0SMR4 to U2SMR4 Registers



Clock Synchronous serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 1.18.1 lists the specifications of the clock synchronous serial I/O mode. Table 1.18.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 1.18.1.	Clock Synchronous	Serial I/O Mode	Specifications
---------------	--------------------------	-----------------	----------------

Item	Specification				
Transfer data format	Transfer data length: 8 bits				
Transfer clock	• UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)				
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16				
	• CKDIR bit = "1" (external clock) : Input from CLKi pin				
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable				
Transmission start condition	• Before transmission can start, the following requirements must be met (Note 1)				
	- The TE bit of UiC1 register= 1 (transmission enabled)				
	- The TI bit of UiC1 register = 0 (data present in UiTB register)				
	- If \overline{CTS} function is selected, input on the \overline{CTS} i pin = "L"				
Reception start condition	Before reception can start, the following requirements must be met (Note 1)				
	- The RE bit of UiC1 register= 1 (reception enabled)				
	- The TE bit of UiC1 register= 1 (transmission enabled)				
	- The TI bit of UiC1 register= 0 (data present in the UiTB register)				
Interrupt request	• For transmission, one of the following conditions can be selected				
generation timing	- The UiIRS bit (Note 3) = 0 (transmit buffer empty): when transferring data from the				
	UiTB register to the UARTi transmit register (at start of transmission)				
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from				
	the UARTi transmit register				
	For reception				
	When transferring data from the UARTi receive register to the UiRB register (at				
	completion of reception)				
Error detection	Overrun error (Note 2)				
	This error occurs if the serial I/O started receiving the next data before reading the				
	UiRB register and received the 7th bit of the next data				
Select function	CLK polarity selection				
	Transfer data input/output can be chosen to occur synchronously with the rising of				
	the falling edge of the transfer clock				
	LSB first, MSB first selection				
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7				
	can be selected				
	Continuous receive mode selection				
	Reception is enabled immediately by reading the UiRB register				
	Switching serial data logic				
	This function reverses the logic value of the transmit/receive data				
	Transfer clock output from multiple pins selection (UART1)				
	The output pin can be selected in a program from two UART1 transfer clock pins that				
	have been set				
	Separate CTS/RTS pins (UART0)				
	CTS0 and RTS0 are input/output from separate pins				

Note 1: when an external clock is selected, the conditions must be met while if the OICO register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiCO register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the UiCO register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
 Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.
 Note 3: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.



Table 1. 18. 2.	Registers to Be Used and	Settings in Clock	Synchronous Serial I/O Mode
-----------------	--------------------------	-------------------	-----------------------------

Register	Bit	Function
UiTB(Note3)	0 to 7	Set transmission data
UiRB(Note3)	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a transfer rate
UiMR(Note3)	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
·	IOPOL	Set to "0"
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register
	CRS	Select CTS or RTS to use
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the \overline{CTS} or \overline{RTS} function
	NCH	Select TxDi pin output mode (Note 2)
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
UiC1	TE	Set this bit to "1" to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (Note 1)	Select the source of UART2 transmit interrupt
	U2RRM (Note 1)	Set this bit to "1" to use continuous receive mode
	UiLCH	Set this bit to "1" to use inverted data logic
	UiERE	Set to "0"
UiSMR	0 to 7	Set to "0"
UiSMR2	0 to 7	Set to "0"
UiSMR3	0 to 2	Set to "0"
	NODC	Select clock output mode
	4 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1
	CLKMD1	Set this bit to "1" to output UART1 transfer clock from two pins
	RCSP	Set this bit to "1" to accept as input the UART0 $\overline{\text{CTS0}}$ signal from the P64 pin
	7	Set to "0"

Note 1: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

i=0 to 2



Table 1.18.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 1.18.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 1.18.4 lists the P64 pin functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

 Table 1.18.3. Pin Functions (When Not Select Multiple Transfer Clock Output Pin Function)

Pin name	Function	Method of selection
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input port when performing transmission only)
	Transfer clock output	UiMR register's CKDIR bit=0
(P61, P65, P72)	Transfer clock input	UiMR register's CKDIR bit=1 PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0
CTSi/RTSi (P60, P64, P73)	CTS input	UiC0 register's CRD bit=0 UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0
	RTS output	UiC0 register's CRD bit=0 UiC0 register's CRS bit=1
	I/O port	UiC0 register's CRD bit=1

 Table 1.18.4.
 P64 Pin Functions


Pin function	Bit set value					
	U1C0 register		UCON register		PD6 register	
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P64	1		0	0		Input: 0, Output: 1
CTS1	0	0	0	0		0
RTS1	0	1	0	0		
CTS ₀ (Note1)	0	0	1	0		0
CLKS1				1(Note 2)	1	—


Note 1: In addition to this, set the U0C0 register's CRD bit to "0" (CTS0/RTS0 enabled) and the U0 C0 register's CRS bit to "1" (RTS0 selected).

Note 2: When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output: • High if the U1C0 register's CLKPOL bit = 0

• Low if the U1C0 register's CLKPOL bit = 1









(a) CLK Polarity Select Function

Use the UiC0 register (i = 0 to 2)'s CKPOL bit to select the transfer clock polarity. Figure 1.18.2 shows the polarity of the transfer clock.

(1) When the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock)
CLKi (Note 2)
TxDi D0 0 D1 02 03 04 05 06 07
$RXDi \qquad \boxed{\begin{array}{c} \hline \\ \hline $
(2) When the UiC0 register's CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock)
CLKi (Note 3)
TxDi D0 0 D1 02 D3 04 05 06 07
RXDi $D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7$
Note 1: This applies to the case where the UiC0 register's UFORM bit = 0 (LSB first) and UiC1 register's UiLCH bit = 0 (no reverse).
Note 2: When not transferring, the CLKi pin outputs a high signal. Note 3: When not transferring, the CLKi pin outputs a low signal. i = 0 to 2

Figure 1.18.2. Transfer Clock Polarity

(b) LSB First/MSB First Select Function

Use the UiC0 register (i = 0 to 2)'s UFORM bit to select the transfer format. Figure 1.18.3 shows the transfer format.

(1) When UiC0 register's UFORM bit = 0 (LSB first)
TxDi D0 D1 D2 D3 D4 D5 D6 D7
RxDi D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7
(2) When UiC0 register's UFORM bit = 1 (MSB first)
TxDi D7 D6 D5 D4 D3 D2 D1 D0
RXDi D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0
Note: This applies to the case where the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UiC1 register's UiLCH bit = 0 (no reverse). i = 0 to 2

Figure 1.18.3. Transfer Format



(c) Continuous Receive Mode

When the UiRRM bit (i = 0 to 2) = 1 (continuous receive mode), the UiC1 register's TI bit is set to "1" (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the UCON register bit 2 and bit 3, respectively, and the U2RRM bit is the U2C1 register bit 4.

(d) Serial Data Logic Switching Function

When the UiC1 register (i = 0 to 2)'s UiLCH bit = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 1.18.4 shows serial data logic.




Figure 1.18.4. Serial Data Logic Switching

(e) Transfer Clock Output From Multiple Pins (UART1)

Use the UCON register's CLKMD1 to CLKMD0 bits to select one of the two transfer clock output pins. (See Figure 1.18.5.) This function can be used when the selected transfer clock for UART1 is an internal clock.




Figure 1.18.5. Transfer Clock Output From Multiple Pins



(f) CTS/RTS Separate Function (UART0)

This function separates $\overline{CTS_0/RTS_0}$, outputs $\overline{RTS_0}$ from the P60 pin, and accepts as input the $\overline{CTS_0}$ from the P64 pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 $\overline{CTS}/\overline{RTS}$)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U1C0 register's CRS bit = 0 (inputs UART1 $\overline{\text{CTS}}$)
- UCON register's RCSP bit = 1 (inputs $\overline{\text{CTS}}_0$ from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.




Figure 1.18.6. CTS/RTS Separat Function



Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 1.19.1 lists the specifications of the UART mode.

Table 1.19.1. UART Mode Specifications

Item	Specification				
Transfer data format	 Character bit (transfer data): Selectable from 7, 8 or 9 bits 				
	Start bit: 1 bit				
	 Parity bit: Selectable from odd, even, or none 				
	 Stop bit: Selectable from 1 or 2 bits 				
Transfer clock	 UiMR(i=0 to 2) register's CKDIR bit = 0 (internal clock) : fj/ 16(n+1) 				
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16				
	 CKDIR bit = "1" (external clock) : fEXT/16(n+1) 				
	fEXT: Input from CLKi pin. n :Setting value of UiBRG register 0016 to FF16				
Transmission, reception control	 Selectable from CTS function, RTS function or CTS/RTS function disable 				
Transmission start condition	 Before transmission can start, the following requirements must be met 				
	 The TE bit of UiC1 register= 1 (transmission enabled) 				
	 The TI bit of UiC1 register = 0 (data present in UiTB register) 				
	– If \overline{CTS} function is selected, input on the \overline{CTS} i pin = "L"				
Reception start condition	Before reception can start, the following requirements must be met				
	 The RE bit of UiC1 register= 1 (reception enabled) 				
	- Start bit detection				
Interrupt request	• For transmission, one of the following conditions can be selected				
generation timing	- The UiIRS bit (Note 2) = 0 (transmit buffer empty): when transferring data from the				
	UiTB register to the UARTi transmit register (at start of transmission)				
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from				
	the UARTi transmit register				
	For reception				
	When transferring data from the UARTi receive register to the UiRB register (at				
	completion of reception)				
Error detection	Overrun error (Note 1)				
	This error occurs if the serial I/O started receiving the next data before reading the				
	UiRB register and received the bit one before the last stop bit of the next data				
	Framing error				
	This error occurs when the number of stop bits set is not detected				
	Parity error				
	This error occurs when if parity is enabled, the number of 1's in parity and				
	character bits does not match the number of 1's set				
	Error sum flag				
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered				
Select function	LSB first, MSB first selection				
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7				
	can be selected				
	Serial data logic switch				
	This function reverses the logic of the transmit/receive data. The start and stop bits				
	are not reversed.				
	• TxD, RxD I/O polarity switch				
	This function reverses the polarities of hte TxD pin output and RxD pin input. The				
	logic levels of all I/O data is reversed.				
	Separate CTS/RTS pins (UART0)				
	$\overline{\text{CTSo}}$ and $\overline{\text{RTSo}}$ are input/output from separate pins				
lote 1: If an overrun error occurs	the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.				

Note 1: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change. Note 2: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.



Register	Bit	Function		
UiTB	0 to 8	Set transmission data (Note 1)		
UiRB	0 to 8	Reception data can be read (Note 1)		
	OER,FER,PER,SUM	Error flag		
UiBRG		Set a transfer rate		
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long		
		Set these bits to '1012' when transfer data is 8 bits long		
		Set these bits to '1102' when transfer data is 9 bits long		
	CKDIR	Select the internal clock or external clock		
	STPS	Select the stop bit		
	PRY, PRYE	Select whether parity is included and whether odd or even		
	IOPOL	Select the TxD/RxD input/output polarity		
UiC0	CLK0, CLK1	Select the count source for the UiBRG register		
	CRS	Select CTS or RTS to use		
	TXEPT	Transmit register empty flag		
	CRD	Enable or disable the \overline{CTS} or \overline{RTS} function		
	NCH	Select TxDi pin output mode (Note 2)		
	CKPOL	Set to "0"		
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this		
		bit to "0" when transfer data is 7 or 9 bits long.		
UiC1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS (Note 2)	Select the source of UART2 transmit interrupt		
	U2RRM (Note 2)	Set to "0"		
	UiLCH	Set this bit to "1" to use inverted data logic		
	UiERE	Set to "0"		
UiSMR	0 to 7	Set to "0"		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	0 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt		
	U0RRM, U1RRM	Set to "0"		
	CLKMD0	Invalid because CLKMD1 = 0		
	CLKMD1	Set to "0"		
	RCSP	Set this bit to "1" to accept as input the UART0 $\overline{\text{CTS0}}$ signal from the P64 pin		
	7	Set to "0"		

Note 1: The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.

Note 2: Set the U0C1 and U1C1 registers bit 4 to bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.

Note 3: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0". i=0 to 2



Table 1.19.3 lists the functions of the input/output pins during UART mode. Table 1.19.4 lists the P64 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Pin name	Function	Method of selection
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input port when performing transmission only)
	Input/output port	UiMR register's CKDIR bit=0
(P61, P65, P72)	Transfer clock input	UiMR register's CKDIR bit=1 PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0
CTSi/RTSi (P60, P64, P73)	CTS input	UiC0 register's CRD bit=0 UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0
	RTS output	UiC0 register's CRD bit=0 UiC0 register's CRS bit=1
	Input/output port	UiC0 register's CRD bit=1

 Table 1.19.4.
 P64 Pin Functions

Pin function			Bit se	et value	
	U1C0 register		UCON register		PD6 register
	CRD	CRS	RCSP	CLKMD1	PD6_4
P64	1		0	0	Input: 0, Output: 1
CTS1	0	0	0	0	0
RTS1	0	1	0	0	—
CTS ₀ (Note)	0	0	1	0	0

Note: In addition to this, set the U0C0 register's CRD bit to "0" (CTS0/RTS0 enabled) and the U0C0 register's CRS bit to "1" (RTS0 selected).






Figure 1.19.1. Transmit Operation

Under	Preliminary Specifications Rev.1.0 Specifications in this manual are tentative and subject to change
develop	Specifications in this manual are tentative and subject to change




Figure 1.19.2. Receive Operation

(a) LSB First/MSB First Select Function

As shown in Figure 1.19.3, use the UiC0 register's UFORM bit to select the transfer format. This function is valid when transfer data is 8 bits long.

(1) When UiC0 register's UFORM bit = 0 (LSB first)
СЬКі
TxDi ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
RXDi ST 00 D1 D2 D3 D4 D5 D6 D7 P SP
(2) When UiC0 register's UFORM bit = 1 (MSB first)
TXDi ST D7 D6 D5 D4 D3 D2 D1 D0 P SP
ST D7 D6 D5 D4 D3 D2 D1 D0 P SP
Note: This applies to the case where the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the UiC1 register's UiLCH bit = 0 (no reverse), UiMR register's STPS bit = 0 (1 stop bit) and UiMR register's PRYE bit = 1 (parity enabled). ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2
e 1.19.3. Transfer Format

Under	Preliminary Specifications Rev.1.0 Specifications in this manual are tentative and subject to change
generop	Specifications in this manual are tentative and subject to change

(b) Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 1.19.4 shows serial data logic.

(1) When the	UiC1 register's UiLCH bit = 0 (no reverse)	
Transfer clock		
TxDi (no reverse)	"H" ST (D0) D1 (D2) D3 (D4) D5 (D6) D7 (P) SP	
(2) When the	UiC1 register's UiLCH bit = 1 (reverse)	
Transfer clock		
TxDi (reverse)	"H"	
Note: This applies to the case where the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge of the transfer clock), the UiC0 register's UFORM bit = 0 (LSB first), the UiMR register's STPS bit = 0 (1 stop bit) and UiMR register's PRYE bit = 1 (parity enabled).ST : Start bit P : Parity bit SP : Stop bit 		

Figure 1.19.4. Serial Data Logic Switching

(c) TxD and RxD I/O Polarity Inverse Function

This function inverses the polarities of the TxDi pin output and RxDi pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. Figure 1.19.5 shows the TxD pin output and RxD pin input polarity inverse.

(1) When the UiMR register's IOPOL bit = 0 (no reverse)
Transfer clock "H"
TxDi "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP (no reverse) "L"
RxDi "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP (no reverse) "L"
(2) When the UiMR register's IOPOL bit = 1 (reverse)
ТхDi "H" (reverse) "L"/ ST (D0 (D1 (D2 (D3 (D4 (D5 (D6 (D7 (Р) SP
RxDi ^{"H"} / ST (<u>D0) D1) D2) D3) D4) D5) D6) D7) P) SP</u> (reverse)
Note: This applies to the case where the UiC0 register's UFORM bit = 0 (LSB first), the UiMR register's STPS bit = 0 (1 stop bit) and the UiMR register's PRYE bit = 1 (parity enabled). ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2

Figure 1.19.5. TxD and RxD I/O Polarity Inverse



(d) CTS/RTS Separate Function (UART0)

This function separates $\overline{CTS_0}/\overline{RTS_0}$, outputs $\overline{RTS_0}$ from the P60 pin, and accepts as input the $\overline{CTS_0}$ from the P64 pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 $\overline{CTS}/\overline{RTS}$)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U1C0 register's CRS bit = 0 (inputs UART1 $\overline{\text{CTS}}$)
- UCON register's RCSP bit = 1 (inputs CTSo from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.




Figure 1.19.6. CTS/RTS Separate Function



Special Mode 1 (I²C mode)

 I^2C mode is provided for use as a simplified I^2C interface compatible mode. Table 1.20.1 lists the specifications of the I^2C mode. Table 1.20.2 lists the registers used in the I^2C mode and the register values set. Figure 1.20.1 shows the block diagram for I^2C mode. Figure 1.20.2 shows SCLi timing.

As shown in Table 1.20.3, the microcomputer is placed in I²C mode by setting the SMD2 to SMD0 bits to '0102' and the IICM bit to "1". Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Item	Specification			
Transfer data format	Transfer data length: 8 bits			
Transfer clock	During master			
	UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)			
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16			
	During slave			
	CKDIR bit = "1" (external clock) : Input from CLKi pin			
Transmission start condition	• Before transmission can start, the following requirements must be met (Note 1)			
	 The TE bit of UiC1 register= 1 (transmission enabled) 			
	 The TI bit of UiC1 register = 0 (data present in UiTB register) 			
Reception start condition	Before reception can start, the following requirements must be met (Note 1)			
	- The RE bit of UiC1 register= 1 (reception enabled)			
	 The TE bit of UiC1 register= 1 (transmission enabled) 			
	 The TI bit of UiC1 register= 0 (data present in the UiTB register) 			
Interrupt request	When start or stop condition is detected, acknowledge undetected, and acknowledge			
generation timing	detected			
Error detection	Overrun error (Note 2)			
	This error occurs if the serial I/O started receiving the next data before reading the			
	UiRB register and received the 8th bit of the next data			
Select function	Arbitration lost			
	Timing at which the UiRB register's ABT bit is updated can be selected			
	• SDAi digital delay			
	No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable			
	Clock phase setting			
	With or without clock delay selectable			

Table 1.20.1. I²C Mode Specifications

Note 1: When an external clock is selected, the conditions must be met while the external clock is in the high state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.






Figure 1.20.1. I²C Mode Block Diagram



Table 1. 20. 2.	Registers	to Be Used and Settings in I ² C Mode (1) (Continued)

Register	Bit	Func	tion
		Master	Slave
UiTB ³	0 to 7	Set transmission data	Set transmission data
UiRB ³	0 to 7	Reception data can be read	Reception data can be read
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit
	ABT	Arbitration lost detection flag	Invalid
	OER	Overrun error flag	Overrun error flag
UiBRG		Set a transfer rate	Invalid
UiMR ³	SMD2 to SMD0	Set to '0102'	Set to '0102'
	CKDIR	Set to "0"	Set to "1"
	IOPOL	Set to "0"	Set to "0"
UiC0	CLK1, CLK0	Select the count source for the UiBRG register	Invalid
	CRS	Invalid because CRD = 1	Invalid because CRD = 1
	TXEPT	Transmit buffer empty flag	Transmit buffer empty flag
	CRD	Set to "1"	Set to "1"
	NCH	Set to "1" ²	Set to "1" ²
	CKPOL	Set to "0"	Set to "0"
	UFORM	Set to "1"	Set to "1"
UiC1	TE	Set this bit to "1" to enable transmission	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception	Set this bit to "1" to enable reception
	RI	Reception complete flag	Reception complete flag
	U2IRS ¹	Invalid	Invalid
	U2RRM ¹ ,	Set to "0"	Set to "0"
	UILCH, UIERE		
UiSMR	IICM	Set to "1"	Set to "1"
	ABC	Select the timing at which arbitration-lost	Invalid
		is detected	
	BBS	Bus busy flag	Bus busy flag
	3 to 7	Set to "0"	Set to "0"
UiSMR2	IICM2	Refer to Table 1.20.4.	Refer to Table 1.20.4.
	CSC	Set this bit to "1" to enable clock synchronization	Set to "0"
	SWC	Set this bit to "1" to have SCLi output	Set this bit to "1" to have SCLi output
		fixed to "L" at the falling edge of the 9th	fixed to "L" at the falling edge of the 9th
		bit of clock	bit of clock
	ALS	Set this bit to "1" to have SDAi output	Set to "0"
		stopped when arbitration-lost is detected	
	STAC	Set to "0"	Set this bit to "1" to initialize UARTi at start condition detection
	SWC2	Set this bit to "1" to have SCLi output	Set this bit to "1" to have SCLi output
		forcibly pulled low	forcibly pulled low
	SDHI	Set this bit to "1" to disable SDAi output	Set this bit to "1" to disable SDAi output
	7	Set to "0"	Set to "0"
UiSMR3	0, 2, 4 and NODC	Set to "0"	Set to "0"
-	СКРН	Refer to Table 1.20.4	Refer to Table 1.20.4
	DL2 to DL0	Set the amount of SDAi digital delay	Set the amount of SDAi digital delay

i=0 to 2

Notes:

- 1. Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.
- 2. TxD2 pin is N channel open-drain output. Set the NCH bit in the U2C0 register to "0".
- 3. Not all register bits are described above. Set those bits to "0" when writing to the registers in I²C mode.



Table 1 20 3	Registers to Be	Used and Setting	is in I ² C Mode	(2) (Continued)
	Registers to be	oscu and octime	3 11 1 0 110000	

Register	Bit	Func	ption
		Master	Slave
UiSMR4	STAREQ	Set this bit to "1" to generate start	Set to "0"
		condition	
	RSTAREQ	Set this bit to "1" to generate restart	Set to "0"
		condition	
	STPREQ	Set this bit to "1" to generate stop	Set to "0"
		condition	
	STSPSEL	Set this bit to "1" to output each condition	Set to "0"
	ACKD	Select ACK or NACK	Select ACK or NACK
	ACKC	Set this bit to "1" to output ACK data	Set this bit to "1" to output ACK data
	SCLHI	Set this bit to "1" to have SCLi output	Set to "0"
		stopped when stop condition is detected	
	SWC9	Set to "0"	Set this bit to "1" to set the SCLi to "L"
			hold at the falling edge of the 9th bit of
			clock
IFSR2A	IFSR26, ISFR27	Set to "1"	Set to "1"
UCON	U0IRS, U1IRS	Invalid	Invalid
	2 to 7	Set to "0"	Set to "0"

i=0 to 2



Table 1.20.4. I²C Mode Functions


Function	Clock synchronous serial I/O	I ² C mode (SML	D2 to SMD0 = 0	102, IICM = 1)	
	mode (SMD2 to SMD0 = 0012 , IICM = 0)	IICM2 = 0		IICM2 = 1	
		(NACK/ACK inte	1	(UART transmit/ rec	
		CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)
Factor of interrupt number 6, 7 and 10 (Note 1)(Refer to Fig 1.20.2)		Start condition d (Refer to Fig 1.2		condition detection	
Factor of interrupt number 15, 17 and 19 (Note 1)(Refer to Fig 1.20.2)	UARTi transmission Transmission started or completed (selected by UiIRS)	No acknowledgr detection (NAC) Rising edge of S	()	UARTi transmission Rising edge of SCLi 9th bit	UARTi transmissio Falling edge of SC next to the 9th bit
Factor of interrupt number 16, 18 and 20 (Note 1)(Refer to Fig 1.20.2)	UARTi reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgmer (ACK) Rising edge of S		UARTi transmissior Falling edge of SCL	
Timing for transferring data from the UART reception shift register to the UiRB register	CKPOL = 1 (falling edge)	Rising edge of S	SCLi 9th bit	Falling edge of SCLi 9th bit	Falling and rising edges of SCLi 9th bit
UARTi transmission output delay	Not delayed	Delayed			
Functions of P63, P67 and P70 pins	TxDi output	SDAi input/outp	ut		
Functions of P62, P66 and P71 pins	RxDi input	SCLi input/outpu	ıt		
Functions of P61, P65 and P72 pins	CLKi input or output selected	(Canr	iot be used in l	² C mode)	
Noise filter width	15ns	200ns			
Read RxDi and SCLi pin levels	Possible when the corresponding port direction bit = 0	Always possible	no matter how	the corresponding p	ort direction bit is se
Initial value of TxDi and SDAi outputs	CKPOL = 0 (H) CKPOL = 1 (L)	The value set in	the port registe	er before setting I ² C r	node (Note 2)
Initial and end values of SCLi		Н	L	Н	L
DMA1 factor (Refer to Fig 1.20.2)	UARTi reception	Acknowledgmer (ACK)	nt detection	UARTi reception Falling edge of SCL	i 9th bit
Store received data	1st to 8th bits are stored in UiRB register bit 0 to bit 7	1st to 8th bits ar UiRB register bi		1st to 7th bits are st bit 6 to bit 0, with 8t register bit 8	
					1st to 8th bits are stored in UiRB register bit 7 to bit ((Note 3)
Read received data	UiRB register status is read directly as is				Read UiRB registe Bit 6 to bit 0 as bit to bit 1, and bit 8 a bit 0 (Note 4)

i = 0 to 2

Note 1: To change the interrupt sources from one to another, follow the procedure described below.

- Disable the interrupt of the corresponding interrupt number to be changed.
 Change interrupt sources from one to another.
- 3. Set the IR bit for the corresponding interrupt number to 0 (no interrupt request).
- 4. Set the IPL2 to IPL0 bits for the corresponding interrupt number.
- Note 2: Set the initial value of SDAi output while the UIMR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).
- Note 3: Second data transfer to UiRB register (Rising edge of SCLi 9th bit) Note 4. First data transfer to UiRB register (Falling edge of SCLi 9th bit)







• Detection of Start and Stop Condtion

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in the high state. A stop condition-detected interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the UiSMR register's BBS bit to determine which interrupt source is requesting the interrupt.




Figure 1.20.3. Detection of Start and Stop Condition

Output of Start and Stop Condition

A start condition is generated by setting the UiSMR4 register (i = 0 to 2)'s STAREQ bit to "1" (start). A restart condition is generated by setting the UiSMR4 register's RSTAREQ bit to "1" (start).

A stop condition is generated by setting the UiSMR4 register's STPREQ bit to "1" (start).

A start condition is output by setting the STAREQ bit to "1" and then the UiSMR4 register's STSPSEL bit to "1" (start). Similarly, a restart condition is output by setting the RSTAREQ bit to "1" and then the STSPSEL bit to "1", and a stop condition is output by setting the STPREQ bit to "1" and then the STSPSEL bit to "1".

Table 1.20.5 and Figure 1.20.4 show the functions of the STSPSEL.

If start, stop and restart conditions are to be output, make sure no interrupts will occur between the instruction that sets the STAREQ, STPREQ or RSTAREQ bit to "1" and the instruction that sets the STSPSEL bit to "1".

Also, if a start condition is to be output, make sure the STAREQ bit is set to "1" before setting the STSPSEL bit to "1".



Function	STSPSEL = 0	STSPSEL = 1
Output of SCLi and SDAi pins	Output of transfer clock and	Output of a start/stop condition
	data	according to the STAREQ,
	Output of start/stop condition is	RSTAREQ and STPREQ bit
	accomplished by a program	
	using ports (not automatically	
	generated in hardware)	
Star/stop condition interrupt	Start/stop condition detection	Finish generating start/stop condi-
request generation timing		tion




Figure 1.20.4. STSPSEL Bit Functions

Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the UiSMR register's ABC bit to select the timing at which the UiRB register's ABT bit is updated. If the ABC bit = 0 (updated bitwise), the ABT bit is set to "1" at the same time unmatching is detected during check, and is cleared to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, clear the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the UiSMR2 register's ALS bit to "1" (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).



Under Action Preliminary Specifications Rev.1.0 development Specifications in this manual are tentative and subject to change. Serial I/O (Special Modes)

Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 1.20.4.

The UiSMR2 register's CSC bit is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the UiBRG register value is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is comprised of the logical product of the internal SCLi and SCLi pin signal. The transfer clock works from a half period before the falling edge of the internal SCLi 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock. The UiSMR2 register's SWC bit allows to select whether the SCLi pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the UiSMR4 register's SCLHI bit is set to "1" (enabled), SCLi output is turned off (placed in the highimpedance state) when a stop condition is detected.

Setting the UiSMR2 register's SWC2 bit = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Clearing the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal.

If the UiSMR4 register's SWC9 bit is set to "1" (SCL hold low enabled) when the UiSMR3 register's CKPH bit = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

SDA Output

The data written to the UiTB register bit 7 to bit 0 (D7 to D0) is sequentially output beginning with D7. The ninth bit (D8) is ACK or NACK.

The initial value of SDAi transmit output can only be set when IICM = 1 (I^2C mode) and the UiMR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).

The UiSMR3 register's DL2 to DL0 bits allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the UiSMR2 register's SDHI bit = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D7 to D0) of received data are stored in the UiRB register bit 7 to bit 0. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D7 to D1) of received data are stored in the UIRB register bit 6 to bit 0 and the 8th bit (D0) is stored in the UIRB register bit 8. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read out by reading the UIRB register after the rising edge of the corresponding clock pulse of 9th bit.



 U^{nde_i} Preliminary Specifications Rev.1.0 d^{e_i} Specifications in this manual are tentative and subject to change.

Serial I/O (Special Modes)

• ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is se to "1" (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

• Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



Special Mode 2

Multiple slaves can be serially communicated from one master. Synchronous clock polarity and phase are selectable. Table 1.20.6 lists the specifications of Special Mode 2. Table 1.20.7 lists the registers used in Special Mode 2 and the register values set. Figure 1.20.5 shows communication control example for Special Mode 2.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	Master mode
	UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16
	Slave mode
	CKDIR bit = "1" (external clock selected) : Input from CLKi pin
Transmit/receive control	Controlled by input/output ports
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)
	 The TE bit of UiC1 register= 1 (transmission enabled)
	 The TI bit of UiC1 register = 0 (data present in UiTB register)
Reception start condition	Before reception can start, the following requirements must be met (Note 1)
	 The RE bit of UiC1 register= 1 (reception enabled)
	 The TE bit of UiC1 register= 1 (transmission enabled)
	 The TI bit of UiC1 register= 0 (data present in the UiTB register)
Interrupt request	For transmission, one of the following conditions can be selected
generation timing	- The UiIRS bit of UiC1 register = 0 (transmit buffer empty): when transferring data
	from the UiTB register to the UARTi transmit register (at start of transmission)
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from
	the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error (Note 2)
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 7th bit of the next data
Select function	Clock phase setting
	Selectable from four combinations of transfer clock polarities and phases

Table 1.20.6. Special Mode 2 Specifications

Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.






Figure 1.20.5. Serial Bus Communication Control Example (UART2)



Register	Bit	Function
UiTB(Note3)	0 to 7	Set transmission data
UiRB(Note3)	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a transfer rate
UiMR(Note3)	SMD2 to SMD0	Set to '0012'
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode
	IOPOL	Set to "0"
UiC0	CLK1, CLK0	Select the count source for the UiBRG register
	CRS	Invalid because CRD = 1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Select TxDi pin output format(Note 2)
	CKPOL	Clock phases can be set in combination with the UiSMR3 register's CKPH bit
	UFORM	Set to "0"
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (Note 1)	Select UART2 transmit interrupt cause
	U2RRM(Note 1),	Set to "0"
	U2LCH, UIERE	
UiSMR	0 to 7	Set to "0"
UiSMR2	0 to 7	Set to "0"
UiSMR3	СКРН	Clock phases can be set in combination with the UiC0 register's CKPOL bit
	NODC	Set to "0"
	0, 2, 4 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select UART0 and UART1 transmit interrupt cause
	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1, RCSP, 7	Set to "0"

Note 1: Set the U0C0 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in Special Mode 2.

i = 0 to 2



Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the UiSMR3 register's CKPH bit and the UiC0 register's CKPOL bit.

Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated.

(a) Master (Internal Clock)

Figure 1.20.6 shows the transmission and reception timing in master (internal clock).

(b) Slave (External Clock)

Figure 1.20.7 shows the transmission and reception timing (CKPH=0) in slave (external clock) while Figure 1.20.8 shows the transmission and reception timing (CKPH=1) in slave (external clock).

Clock output $^{H''}_{(CKPOL=0, CKPH=0)}$ $^{H''}_{L''}$ Clock output $^{H''}_{(CKPOL=1, CKPH=0)}$ $^{H''}_{L''}$ Clock output $^{H''}_{(CKPOL=0, CKPH=1)}$ $^{H''}_{L''}$ Clock output $^{H''}_{(CKPOL=1, CKPH=1)}$ $^{H''}_{L''}$ Data output timing $^{H''}_{L''}$ Data input timing $^{H''}_{L''}$ Data input timing $^{H''}_{L''}$ Φ Φ Φ Φ Φ Φ Φ Φ Φ										
$(CKPOL=1, CKPH=0) "L" \qquad \qquad$										
(CKPOL=0, CKPH=1) "L" (CKPOL=1, CKPH=1) "L" (CKPOL=1, CKPH=1) "L" (CKPOL=1, CKPH=1) "L" (CKPOL=1, CKPH=1) "L" (D0 (D1 (D2 (D3 (D4 (D5 (D6 (D7 (D4										1
$(CKPOL=1, CKPH=1) "L" \qquad (CKPOL=1, CKPH=1) "L" \qquad (CKP$										
Data input timing	Data output timing	X		D1	D2	D3	D4	D5	D6	D7
	Data input timing		1	1	1	1	1	↑	1	↑

Figure 1.20.6. Transmission and Reception Timing in Master Mode (Internal Clock)



 $Un^{det}_{development}$ Preliminary Specifications Rev.1.0 Specifications in this manual are tentative and subject to change.

Serial I/O (Special Modes)




Figure 1.20.7. Transmission and Reception Timing (CKPH=0) in Slave Mode (External Clock)




Figure 1.20.8. Transmission and Reception Timing (CKPH=1) in Slave Mode (External Clock)



Special Mode 3 (IE mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 1.20.8 lists the registers used in IE mode and the register values set. Figure 1.20.9 shows the functions of bus collision detect function related bits.

If the TxDi pin (i = 0 to 2) output level and RxDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use the IFSR2A register's IFSR26 and IFSR27 bits to enable the UART0/UART1 bus collision detect function.

Register	Bit	Function
UiTB	0 to 8	Set transmission data
UiRB(Note3)	0 to 8	Reception data can be read
	OER,FER,PER,SUM	Error flag
UiBRG		Set a transfer rate
UiMR	SMD2 to SMD0	Set to '1102'
-	CKDIR	Select the internal clock or external clock
1	STPS	Set to "0"
Ī	PRY	Invalid because PRYE=0
1	PRYE	Set to "0"
Ī	IOPOL	Select the TxD/RxD input/output polarity
UiC0	CLK1, CLK0	Select the count source for the UiBRG register
Ī	CRS	Invalid because CRD=1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Select TxDi pin output mode (Note 2)
	CKPOL	Set to "0"
	UFORM	Set to "0"
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (Note 1)	Select the source of UART2 transmit interrupt
	UiRRM (Note 1),	Set to "0"
	UiLCH, UiERE	
UiSMR	0 to 3, 7	Set to "0"
	ABSCS	Select the sampling timing at which to detect a bus collision
	ACSE	Set this bit to "1" to use the auto clear function of transmit enable bit
	SSS	Select the transmit start condition
UiSMR2	0 to 7	Set to "0"
UiSMR3	0 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
IFSR2A	IFSR26, IFSR27	Set to "1"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1,RCSP,7	Set to "0"

Table 1. 20. 8. Registers to Be Used and Settings in IE Mode

Note 1: Set the U0C0 and U1C1 registers bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in IEmode. i = 0 to 2



Г

	If ABSCS=0, bus collision is determined at the rising edge of the transfer clock
Transfer clock	
TxDi	
RxDi	Input to TAjıN
Timer Aj	
	If ABSCS=1, bus collision is determined when timer Aj (one-shot timer mode) underflows.
Timer Aj: timer A3 when	n UART0; timer A4 when UART1; timer A0 when UART2
(2) UiSMR register	ACSE bit (auto clear of transmit enable bit)
Fransfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxDi	
RxDi	
UiBCNIC register	
IR bit (Note)	If ACSE bit = 1 (automatically clear when bus collision occurs the TE bit is cleared to "0"
UiC1 register TE bit	(transmission disabled) when the UiBCNIC register's IR bit = (unmatching detected).
Note: BCNIC register wh	nen UART2.
	SSS bit (Transmit start condition select) serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met.
If SSS bit = 0, the s	serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met.
If SSS bit = 0, the s Fransfer clock TxDi	serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met. ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
If SSS bit = 0, the s Fransfer clock TxDi Transmi	serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met.
If SSS bit = 0, the s Fransfer clock TxDi Transmi	serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met. ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP ission enable condition is met
If SSS bit = 0, the s Fransfer clock TxDi Transmi If SSS bit = 1, the s CLKi	serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met. ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP ission enable condition is met serial I/O starts sending data at the rising edge (Note 1) of RxDi ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
If SSS bit = 0, the s Fransfer clock TxDi Transmi If SSS bit = 1, the s	serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met. ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP ission enable condition is met serial I/O starts sending data at the rising edge (Note 1) of RxDi
If SSS bit = 0, the s Fransfer clock TxDi Transmi If SSS bit = 1, the s CLKi	serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met. T_{ST} D0 D1 D2 D3 D4 D5 D6 D7 D8 SP T_{D0} b1 D2 D3 D4 D5 D6 D7 D8 SP T_{D0} b1 D2 D3 D4 D5 D6 D7 D8 SP T_{D0} b1 D2 D3 D4 D5 D6 D7 D8 SP T_{D0} b1 D2 D3 D4 D5 D6 D7 D8 SP T_{D0} b1 D2 D3 D4 D5 D6 D7 D8 SP T_{D0} b1 D2 D3 D4 D5 D6 D7 D8 SP



Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows to output a low from the TxD2 pin when a parity error is detected. Tables 1.20.9 lists the specifications of SIM mode. Table 1.20.10 lists the registers used in the SIM mode and the register values set.

Item	Specification
Transfer data format	Direct format
	Inverse format
Transfer clock	• U2MR register's CKDIR bit = "0" (internal clock) : fi/ 16(n+1)
	fi = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of U2BRG register 0016 to FF16
	 CKDIR bit = "1" (external clock) : fEXT/16(n+1)
	fEXT: Input from CLK2 pin. n: Setting value of U2BRG register 0016 to FF16
Transmission start condition	 Before transmission can start, the following requirements must be met
	 The TE bit of U2C1 register= 1 (transmission enabled)
	 The TI bit of U2C1 register = 0 (data present in U2TB register)
Reception start condition	 Before reception can start, the following requirements must be met
	 The RE bit of U2C1 register= 1 (reception enabled)
	- Start bit detection
Interrupt request	For transmission
generation timing	When the serial I/O finished sending data from the U2TB transfer register (U2IRS bit =1)
	For reception
	When transferring data from the UART2 receive register to the U2RB register (at
	completion of reception)
Error detection	Overrun error (Note)
	This error occurs if the serial I/O started receiving the next data before reading the
	U2RB register and received the bit one before the last stop bit of the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	During reception, if a parity error is detected, parity error signal is output from the
	TxD2 pin.
	During transmission, a parity error is detected by the level of input to the RxD2 pin
	when a transmission interrupt occurs
	• Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered

Note: If an overrun error occurs, the value of U2RB register will be indeterminate. The IR bit of S2RIC register does not change.



Serial I/O (Special Modes)

Register	Bit	Function
U2TB(Note)	0 to 7	Set transmission data
U2RB(Note)	0 to 7	Reception data can be read
	OER,FER,PER,SUM	
U2BRG		Set a transfer rate
U2MR	SMD2 to SMD0	Set to '1012'
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	PRY	Set this bit to "1" for direct format or "0" for inverse format
-	PRYE	Set to "1"
	IOPOL	Set to "0"
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because CRD=1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Set to "0"
Î	CKPOL	Set to "0"
	UFORM	Set this bit to "0" for direct format or "1" for inverse format
U2C1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
Ī	U2IRS	Set to "1"
ĺ	U2RRM	Set to "0"
	U2LCH	Set this bit to "0" for direct format or "1" for inverse format
	U2ERE	Set to "1"
U2SMR(Note)	0 to 3	Set to "0"
U2SMR2	0 to 7	Set to "0"
U2SMR3	0 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"

Table 1. 20. 10. Registers to Be Used and Settings in SIM Mode

Note: Not all register bits are described above. Set those bits to "0" when writing to the registers in SIM mode.



Serial I/O (Special Modes)




Figure 1.20.10. Transmit and Receive Timing in SIM Mode

Serial I/O (Special Modes)

Figure 1.20.11 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.




Figure 1.20.11. SIM Interface Connection

(a) Parity Error Signal Output


The parity error signal is enabled by setting the U2C1 register's U2ERE bit to "1".

• When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in Figure 1.20.12. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to "0" and at the same time the TxD2 output is returned high.

• When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.







 Und^{en} Preliminary Specifications Rev.1.0 $d^{evelopment}$ Specifications in this manual are tentative and subject to change.

Serial I/O (Special Modes)

(b) Format

Direct Format

Set the U2MR register's PRY bit to "1", U2C0 register's UFORM bit to "0" and U2C1 register's U2LCH bit to "0".

Inverse Format

Set the PRY bit to "0", UFORM bit to "1" and U2LCH bit to "1".

Figure 1.20.13 shows the SIM interface format.




Figure 1.20.13. SIM Interface Format



SI/O3 and SI/O4

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

Figure 1.21.1 shows the block diagram of SI/O3 and SI/O4, and Figure 1.21.2 shows the SI/O3 and SI/O4-related registers.

Table 1.21.1 shows the specifications of SI/O3 and SI/O4.




Figure 1.21.1. SI/O3 and SI/O4 Block Diagram



]	Symbol Address S3C 036216 S4C 036616	After reset 010000016 010000016		
	Bit symbol	Bit name	Desc	ription	RW
	SMi0	Internal synchronous clock select bit	0 0 : Selecting f1sio or 1 0 1 : Selecting f8sio	f2SIO	RW
	SMi1		1 0 : Selecting f32SIO 1 1 : Must not be set.		RW
	SMi2	Souti output disable bit (Note 4)	0 : Souтi output 1 : Souтi output disable((high impedance)	RW
	SMi3	S I/Oi port select bit	0 : Input/output port 1 : Sou⊤i output, CLKi fu	Inction	RW
	SMi4	CLK polarity select bit	 0 : Transmit data is output transfer clock and receinising edge 1 : Transmit data is output transfer clock and receination falling edge 	ive data is input at at rising edge of	RW
· · · · · · · · · · · · · · · · · · ·	SMi5	Transfer direction select bit	0 : LSB first 1 : MSB first		RW
	SMi6	Synchronous clock select bit	0 : External clock (Note 1 : Internal clock (Note		RW
	SMi7	Souri initial value set bit	Effective when SMi3 = 0 0 : "L" output	0	RW
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to	"1" (Souт "1" and th	tten to by the next instructi i output, CLKi function).	1 : "H" output on after setting the PRCR	Ŭ	
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: Effective when SM SI/Oi bit rate generat	"1" (So∪⊤ "1" and th i3 bit = 1.	tten to by the next instructi i output, CLKi function). e corresponding port direc 3, 4) (Notes 1, 2) Symbol A S3BRG (1 : "H" output on after setting the PRCR tion bit to "0" (input mode) ddress After m 036316 Indeterm	eset ninate	
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: Effective when SM SI/Oi bit rate generat	"1" (So∪⊤ "1" and th i3 bit = 1.	tten to by the next instructi i output, CLKi function). e corresponding port direc 3, 4) (Notes 1, 2) Symbol A S3BRG (1 : "H" output on after setting the PRCR tion bit to "0" (input mode) ddress After m	eset ninate	
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: Effective when SM SI/Oi bit rate generat	"1" (So∪⊤ "1" and th i3 bit = 1.	tten to by the next instructi i output, CLKi function). e corresponding port direc 3, 4) (Notes 1, 2) Symbol A S3BRG (1 : "H" output on after setting the PRCR tion bit to "0" (input mode) ddress After m 036316 Indeterm	eset ninate	
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: Effective when SM SI/Oi bit rate generat	"1" (Souт "1" and th i3 bit = 1. tor (i = 3	tten to by the next instructi i output, CLKi function). e corresponding port direc 3, 4) (Notes 1, 2) Symbol A S3BRG (S4BRG (Description g that set value = n, BRGi	1 : "H" output on after setting the PRCR ion bit to "0" (input mode) ddress After m J36316 Indeterm J36716 Indeterm	eset ninate ninate	1"
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: Effective when SM SI/Oi bit rate generat o7 b0 Note 1: Write to this registe Note 2: Use MOV instruction	"1" (Sout "1" and th i3 bit = 1. tor (i = 3 Assumin source b er while se on to write	tten to by the next instructi i output, CLKi function). te corresponding port direct a (Notes 1, 2) Symbol A S3BRG (Description g that set value = n, BRGi y n + 1 erial I/O is neither transmitti to this register. er (i = 3, 4) (Note 1,	1 : "H" output on after setting the PRCR tion bit to "0" (input mode) ddress After m 036316 Indeterm 036716 Indeterm divides the count Indeterm divides the count 1 ng nor receiving. 2	eset ninate ninate Setting range 0016 to FF16	1" RW
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: Effective when SM SI/Oi bit rate generat by b0 Note 1: Write to this registe Note 1: Write to this registe Note 2: Use MOV instruction SI/Oi transmit/receiv	"1" (Sout "1" and th i3 bit = 1. tor (i = 3 Assumin source b er while se on to write e regist	tten to by the next instructi i output, CLKi function). e corresponding port direc B, 4) (Notes 1, 2) Symbol A S3BRG (Description g that set value = n, BRGi y n + 1 erial I/O is neither transmitti to this register. er (i = 3, 4) (Note 1, Symbol A S3TRR	1 : "H" output on after setting the PRCR tion bit to "0" (input mode) ddress After m J36316 Indeterm J36716 Indeterm divides the count Indeterm	eset ninate ninate Setting range 0016 to FF16	1" RW
Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: Effective when SM SI/Oi bit rate generat bo7 b0 Note 1: Write to this registe Note 1: Write to this registe Note 2: Use MOV instruction SI/Oi transmit/receiv	"1" (Sout "1" and th i3 bit = 1. tor (i = 3 Assumin source b er while se on to write e regist	tten to by the next instructi i output, CLKi function). e corresponding port direc B, 4) (Notes 1, 2) Symbol A S3BRG (Description g that set value = n, BRGi y n + 1 erial I/O is neither transmitti to this register. er (i = 3, 4) (Note 1, Symbol A S3TRR	1 : "H" output on after setting the PRCR tion bit to "0" (input mode) ddress After m 036316 Indeterm 036716 Indeterm divides the count Indeterm divides the count Indeterm ddress After m divides the count Indeterm ng nor receiving. After m 2) After m ddress After m 036016 Indeterm	eset ninate ninate Setting range 0016 to FF16	1" RW
(write enable). Note 2: Set the SMi3 bit to Note 3: Set the SMi3 bit to Note 4: Effective when SM SI/Oi bit rate generation botonomic bit rate generation bo	"1" (Sout "1" and th i3 bit = 1. tor (i = 3 Assumin source b on to write e regist] Transmit	tten to by the next instructi i output, CLKi function). e corresponding port direc B, 4) (Notes 1, 2) Symbol A S3BRG (Description g that set value = n, BRGi y n + 1 erial I/O is neither transmitti to this register. er (i = 3, 4) (Note 1, Symbol A S3TRR	1 : "H" output on after setting the PRCR tion bit to "0" (input mode) ddress After m 036316 Indeterm 036716 Indeterm divides the count Indeterm ddress After m divides the count Indeterm ddress After m 036716 Indeterm divides the count Indeterm ddress After m 036016 Indeterm 036416 Indeterm Description Indeterm	reset ninate ninate <u>Setting range</u> 0016 to FF16 reset ninate ninate register. After	RW WO



Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• SiC (i=3, 4) register's SMi6 bit = "1" (internal clock) : fj/ 2(n+1)
	fj = f1SIO, f8SIO, f32SIO. n=Setting value of SiBRG register 0016 to FF16.
	• SMi6 bit = "0" (external clock) : Input from CLKi pin (Note 1)
Transmission/reception	Before transmission/reception can start, the following requirements must be met
start condition	Write transmit data to the SiTRR register (Notes 2, 3)
Interrupt request	• When SiC register's SMi4 bit = 0
generation timing	The rising edge of the last transfer clock pulse (Note 4)
	• When SMi4 = 1
	The falling edge of the last transfer clock pulse (Note 4)
CLKi pin fucntion	I/O port, transfer clock input, transfer clock output
SOUTI pin function	I/O port, transmit data output, high-impedance
SINi pin function	I/O port, receive data input
Select function	LSB first or MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Function for setting an SOUTi initial value set function
	When the SiC register's SMi6 bit = 0 (external clock), the SOUTi pin output level while
	not tranmitting can be selected.
	CLK polarity selection
	Whether transmit data is output/input timing at the rising edge or falling edge of
	transfer clock can be selected.

Table 1.21.1. SI/O3 and SI/O4 Specifications

Note 1: To set the SiC register's SMi6 bit to "0" (external clock), follow the procedure described below.

• If the SiC register's SMi4 bit = 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SiC register's SMi7 bit.

• If the SMi4 bit = 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.

• Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock after supplying eight pulses. If the SMi6 bit = 1 (internal clock), the transfer clock automatically stops.

- Note 2: Unlike UART0 to UART2, SI/Oi (i = 3 to 4) is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- Note 3: When the SiC register's SMi6 bit = 1 (internal clock), SOUTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, SOUTi immediately goes to a high-impedance state, with the data hold time thereby reduced.
- Note 4: When the SiC register's SMi6 bit = 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit = 0, or stops in the low state if the SMi4 bit = 1.



(a) SI/Oi Operation Timing

Figure 1.21.3 shows the SI/Oi operation timing




Figure 1.21.3. SI/Oi Operation Timing

(b) CLK Polarity Selection

The SiC register's SMi4 bit allows selection of the polarity of the transfer clock. Figure 1.21.4 shows the polarity of the transfer clock.

CLKi	(Note 2	2)
SINi	D0 0 D1 D2 D3 D4 D5 D6 D7	
SOUTi	D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7	
	SiC register's SMi4 bit = "1"	3)
CLKi	(Note 3	3)
SINi	$X D0 \times D1 X D2 X D3 X D4 X D5 X D6 X D7$	
SOUTi	$1 \times 10^{\circ}$ D1 $1 \times 10^{\circ}$ D3 $1 \times 10^{\circ}$ D4 $1 \times 10^{\circ}$ D6 $1 \times 10^{\circ}$ D7	
i=3 and 4		
Note 1: Thi	s diagram applies to the case where the SiC register bits are set as fol li5=0 (LSB first) and SMi6=1 (internal clock)	lows:
Note 2: Wh	en the SMi6 bit=1 (internal clock), a high level is output from the CLKi	
	if not transferring data. en the SMi6 bit=1 (internal clock), a low level is output from the CLKi	

Figure 1.21.4. Polarity of Transfer Clock



(c) Functions for Setting an SOUTI Initial Value

If the SiC register's SMi6 bit = 0 (external clock), the SOUTi pin output can be fixed high or low when not transferring. Figure 1.21.5 shows the timing chart for setting an SOUTi initial value and how to set it.




Figure 1.21.5. SOUTI's Initial Value Setting



The microcomputer contains one A-D converter circuit based on 10-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P100 to P107, P95, P96, P00 to P07, and P20 to P27. Similarly, ADTRG input shares the pin with P97. Therefore, when using these inputs, make sure the corresponding port direction bits are set to "0" (= input mode).

When not using the A-D converter, set the VCUT bit to "0" (= Vref unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

The A-D conversion result is stored in the ADi register bits for ANi, AN0i, and AN2i pins (i = 0 to 7). Table 1.22.1 shows the performance of the A-D converter. Figure 1.22.1 shows the block diagram of the A-D converter, and Figures 1.22.2 and 1.22.3 show the A-D converter-related registers.

Item	Performance
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)
Analog input voltage (Note 1)	0V to AVcc (Vcc1)
Operating clock ϕ AD (Note 2)	fAD/divide-by-2 of fAD/divide-by-3 of fAD/divide-by-4 of fAD/divide-by-6 of
	fAD/divide-by-12 of fAD
Resolution	8-bit or 10-bit (selectable)
Integral nonlinearity error	When AVCC = VREF = 5V
	With 8-bit resolution: ±2LSB
	With 10-bit resolution
	- ANo to AN7 input : ±3LSB
	- AN00 to AN07 input and AN20 to AN27 input : \pm 7LSB
	- ANEX0 and ANEX1 input (including mode in which external operation
	amp is connected) : ±7LSB
	When AVCC = VREF = 3.3V
	With 8-bit resolution: ±2LSB
	With 10-bit resolution
	- ANo to AN7 input : ±5LSB
	- AN00 to AN07 input and AN20 to AN27 input : \pm 7LSB
	- ANEX0 and ANEX1 input (including mode in which external operation
	amp is connected) : ±7LSB
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,
	and repeat sweep mode 1
Analog input pins	8 pins (ANo to AN7) + 2 pins (ANEX0 and ANEX1) + 8 pins (ANoo to ANo7)
	+ 8 pins (AN20 to AN27)
A-D conversion start condition	Software trigger
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	External trigger (retriggerable)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
Conversion speed per pin	Without sample and hold function
	8-bit resolution: 49 \u00e9AD cycles, 10-bit resolution: 59 \u00e9AD cycles
	 With sample and hold function
	8-bit resolution: 28 \u00e9AD cycles, 10-bit resolution: 33 \u00e9AD cycles
lote 1. Does not depend on	use of sample and hold function.

Table 1.22.1. Performance of A-D Converter

Note 1: Does not depend on use of sample and hold function.

Note 2: The fAD frequency must be 10 MHz or less.

Without sample-and-hold function, limit the fAD frequency to 250kHz or less.

With the sample and hold function, limit the fAD frequency to 1MHz or less.

Note 3: If VCc2 < VCc1, do not use ANoo to ANo7 and AN20 to AN27 as analog input pins.






Figure 1.22.1. A-D Converter Block Diagram



b6 b5 b4 b3 b2 b1 b0	Symbol ADCON	Address 0 03D616	After reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	CH0	Analog input pin select bit	Function varies with each operation mode	RW
	CH1			RW
	CH2			RW
	MD0	A-D operation mode select bit 0	0 0 : One-shot mode 0 1 : Repeat mode	RW
	MD1		1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 or Repeat sweep mode 1	RW
	TRG	Trigger select bit	0 : Software trigger 1 : ADTRG trigger	RW
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
	CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	RW

Note: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate.

A-D control register 1 (Note 1)


97 b6 t	b5 b4 b3 b2 b1 b0	Symbol ADCON	Address 1 03D716	After reset 0016	
		Bit symbol	Bit name	Function	RW
		SCAN0	A-D sweep pin select bit	Function varies with each operation mode	RW
	· · · · · · · · · · · · · · · · · · ·	SCAN1			RW
		MD2	A-D operation mode select bit 1	0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1	RW
		BITS	8/10-bit mode select bit	0 : 8-bit mode 1 : 10-bit mode	RW
		CKS1	Frequency select bit 1	See Note 3 for the ADCON2 register	RW
	·	VCUT	Vref connect bit (Note 2)	0 : Vref not connected 1 : Vref connected	RW
L		OPA0	External op-amp connection mode bit	Function varies with each operation mode	RW
L		OPA1			RW

Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate. Note 2: If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting

ote 2: If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 μs or more befo A-D conversion.









(1) One-shot Mode

In this mode, the input voltage on one selected pin is A-D converted once. Table 1.22.2 shows the specifications of one-shot mode. Figure 1.22.4 shows the ADCON0 to ADCON1 registers in one-shot mode.

Table 1.22.2. One-shot Mode Specifications

Item	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits or the ADCON1
	register's OPA1 to OPA0 bits is A-D converted once.
A-D conversion start condition	 When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{\text{ADTRG}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	Completion of A-D conversion (If a software trigger is selected, the ADST bit
	is cleared to "0" (A-D conversion halted).)
	Set the ADST bit to "0"
Interrupt request generation timing	Completion of A-D conversion
Analog input pin (Note)	Select one pin from ANo to AN7, AN00 to AN07, AN20 to AN27, ANEX0 to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin
	at use ANISS ANIST and ANISS ANIST as analog input size

Note: If VCC2 < VCC1, do not use AN00–AN07 and AN20–AN27 as analog input pins.



b6 b5 b4 b3 b2 b1 b0	Symbol ADCON	Address 0 03D616	After reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	CH0	Analog input pin select bit	^{b2 b1 b0} 0 0 0 : ANo is selected 0 0 1 : AN1 is selected	RW
	CH1		0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected	RW
	CH2		1 0 1 : AN5 is selected 1 1 0 : AN6 is selected (Note 2) 1 1 1 : AN7 is selected (Note 3)	RW
	MD0	A-D operation mode	0 0 : One-shot mode (Note 3)	RW
	MD1	select bit 0		RW
	TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RW
L	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
	CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	RW
Note 2: ANoo to ANo7, and ADGSEL1 to ADGS AN20 to AN27 as an	AN20 to AN27 SEL0 bits to se halog input pins MD1 to MD0 b	can be used in the same w lect the desired pin. Howe s. its, set the CH2 to CH0 bits	he conversion result will be indeterminate. ray as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use AN00 to AN07 a s over again using another instruction.	
Note 2: AN ₀₀ to AN ₀₇ , and ADGSEL1 to ADGS AN ₂₀ to AN ₂₇ as ar Note 3: After rewriting the A-D control register 1	AN ₂₀ to AN ₂₇ SEL0 bits to senalog input pins MD1 to MD0 b I (Note) ADCON	can be used in the same we elect the desired pin. Howe s. its, set the CH2 to CH0 bits Address	ray as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 a	ind
Note 2: AN00 to AN07, and ADGSEL1 to ADGS AN20 to AN27 as ar Note 3: After rewriting the A-D control register 1	AN20 to AN27 SEL0 bits to se halog input pins MD1 to MD0 b I (Note) Symbol	can be used in the same we elect the desired pin. Howers, its, set the CH2 to CH0 bits Address 11 03D716 Bit name	ray as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset	
Note 2: AN ₀₀ to AN ₀₇ , and ADGSEL1 to ADGS AN ₂₀ to AN ₂₇ as ar Note 3: After rewriting the A-D control register 1	AN ₂₀ to AN ₂₇ SEL0 bits to senalog input pins MD1 to MD0 b I (Note) ADCON	can be used in the same we elect the desired pin. Howers its, set the CH2 to CH0 bits Address 11 03D716 Bit name A-D sweep pin	ray as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016	nd RW
Note 2: AN00 to AN07, and ADGSEL1 to ADGS AN20 to AN27 as ar Note 3: After rewriting the A-D control register 1	AN20 to AN27 SEL0 bits to se nalog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol	can be used in the same we elect the desired pin. Howers, its, set the CH2 to CH0 bits Address 11 03D716 Bit name	ray as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function	IND RW RW
Note 2: AN₀₀ to AN₀7, and ADGSEL1 to ADGS AN₂₀ to AN₂7 as ar Note 3: After rewriting the A-D control register 1 7 b6 b5 b4 b3 b2 b1 b0	AN20 to AN27 SEL0 bits to se halog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol SCAN0	can be used in the same we elect the desired pin. Howers its, set the CH2 to CH0 bits Address 11 03D716 Bit name A-D sweep pin	ray as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function	RW RW
Note 2: AN₀₀ to AN₀7, and ADGSEL1 to ADGS AN₂₀ to AN₂7 as ar Note 3: After rewriting the A-D control register 1 7 b6 b5 b4 b3 b2 b1 b0	AN20 to AN27 SEL0 bits to se halog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol SCAN0 SCAN1	can be used in the same welect the desired pin. Howers, its, set the CH2 to CH0 bits Address Address O3D716 Bit name A-D sweep pin select bit A-D operation mode	ray as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function Invalid in one-shot mode	RW RW RW
Note 2: AN₀₀ to AN₀7, and ADGSEL1 to ADGS AN₂₀ to AN₂7 as ar Note 3: After rewriting the A-D control register 1 7 b6 b5 b4 b3 b2 b1 b0	AN20 to AN27 SEL0 bits to se halog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2	can be used in the same welect the desired pin. Howers, its, set the CH2 to CH0 bits Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	ray as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function Invalid in one-shot mode Set to "0" when one-shot mode is selected 0 : 8-bit mode	ind
Note 2: ANoo to ANo7, and ADGSEL1 to ADGS AN20 to AN27 as ar Note 3: After rewriting the A-D control register 1	AN20 to AN27 SEL0 bits to se halog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS	can be used in the same welect the desired pin. Howers, its, set the CH2 to CH0 bits Address Address O3D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	ray as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function Invalid in one-shot mode Set to "0" when one-shot mode is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected	RW RW RW RW RW
Note 2: AN ₀₀ to AN ₀₇ , and ADGSEL1 to ADGS AN ₂₀ to AN ₂₇ as ar Note 3: After rewriting the A-D control register 1	AN20 to AN27 SEL0 bits to se halog input pins MD1 to MD0 b I (Note) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	can be used in the same we lect the desired pin. Howers, its, set the CH2 to CH0 bits Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit1	ray as ANo to AN7. Use the ADCON2 register's ver, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function Invalid in one-shot mode Set to "0" when one-shot mode is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register	RW RW RW RW RW RW



(2) Repeat mode

In this mode, the input voltage on one selected pin is A-D converted repeatedly. Table 1.22.3 shows the specifications of repeat mode. Figure 1.22.5 shows the ADCON0 to ADCON1 registers in repeat mode.

Table 1.22.3.	Repeat Mode	Specifications
---------------	-------------	----------------

Item	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits or the ADCON1
	register's OPA1 to OPA0 bits is A-D converted repeatdly.
A-D conversion start condition	 When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	 When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{\text{ADTRG}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin (Note)	Select one pin from AN0 to AN7, AN00 to AN07, AN20 to AN27, ANEX0 to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Note: If VCC2 < VCC1, do not use AN00–AN07 and AN20–AN27 as analog input pins.



b6 b5 b4 b3 b2 b1 b	Symbol		After reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	СН0	Analog input pin select bit	^{b2 b1 b0} 0 0 0 : ANo is selected 0 0 1 : AN1 is selected	RW
	СН1		0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected	RV
	- CH2		1 0 1 : AN5 is selected1 1 0 : AN6 is selected1 1 1 : AN7 is selected(Note 2)(Note 3)	
	- MD0	A-D operation mode	b4 b3	RV
	MD1	select bit 0	0 1 : Repeat mode (Note 3	RV
	- TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RW
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
	CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	RW
Note 2: AN00 to AN07, a ADGSEL1 to AD AN20 to AN27 as Note 3: After rewriting th -D control register	nd AN ₂₀ to AN ₂₇ GSEL0 bits to s analog input pir e MD1 to MD0 I 1 (Note)	r can be used in the same v elect the desired pin. Howe is. oits, set the CH2 to CH0 bit	the conversion result will be indeterminate. vay as ANo to AN7. Use the ADCON2 register' ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction.	
Note 2: AN ₀₀ to AN ₀₇ , a ADGSEL1 to AD AN ₂₀ to AN ₂₇ as Note 3: After rewriting th -D control register	nd AN20 to AN27 GSEL0 bits to s analog input pir le MD1 to MD0 l	r can be used in the same v elect the desired pin. Howe is. oits, set the CH2 to CH0 bit Address	vay as ANo to AN7. Use the ADCON2 register' ever, if VCc2 < VCc1, do not use ANoo to ANo7 a	
Note 2: AN ₀₀ to AN ₀₇ , a ADGSEL1 to AE AN ₂₀ to AN ₂₇ as Note 3: After rewriting th -D control register	nd AN ₂₀ to AN ₂₇ GSEL0 bits to s analog input pir le MD1 to MD0 l 1 (Note) Symbol	r can be used in the same v elect the desired pin. Howe is. oits, set the CH2 to CH0 bit Address	vay as ANo to AN7. Use the ADCON2 register ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset	
Note 2: AN ₀₀ to AN ₀₇ , a ADGSEL1 to AD AN ₂₀ to AN ₂₇ as Note 3: After rewriting th -D control register	nd AN20 to AN27 GSEL0 bits to s analog input pir le MD1 to MD0 l 1 (Note) G Symbol ADCON	r can be used in the same velect the desired pin. Howens, so the CH2 to CH0 bit Address I1 03D716	vay as ANo to AN7. Use the ADCON2 register ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016	Ind
Note 2: AN ₀₀ to AN ₀₇ , a ADGSEL1 to AE AN ₂₀ to AN ₂₇ as Note 3: After rewriting th -D control register	nd AN20 to AN27 GSEL0 bits to s analog input pir le MD1 to MD0 I 1 (Note) 	r can be used in the same we elect the desired pin. Howe is. bits, set the CH2 to CH0 bit Address 11 03D716 Bit name A-D sweep pin	vay as ANo to AN7. Use the ADCON2 register' ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function	IND
Note 2: AN ₀₀ to AN ₀₇ , a ADGSEL1 to AE AN ₂₀ to AN ₂₇ as Note 3: After rewriting th -D control register	nd AN20 to AN27 GSEL0 bits to s analog input pir e MD1 to MD0 I 1 (Note) 	r can be used in the same we elect the desired pin. Howe is. bits, set the CH2 to CH0 bit Address 11 03D716 Bit name A-D sweep pin	vay as ANo to AN7. Use the ADCON2 register' ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function	IND RW RW
Note 2: AN ₀₀ to AN ₀₇ , a ADGSEL1 to AD AN ₂₀ to AN ₂₇ as Note 3: After rewriting th -D control register	nd AN20 to AN27 GSEL0 bits to s analog input pir e MD1 to MD0 I 1 (Note) 	r can be used in the same velect the desired pin. Howens, bits, set the CH2 to CH0 bit Address 03D716 Bit name A-D sweep pin select bit A-D operation mode	vay as ANo to AN7. Use the ADCON2 register' ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function Invalid in repeat mode	RW RW RW
Note 2: AN00 to AN07, a ADGSEL1 to AD AN20 to AN27 as Note 3: After rewriting th -D control register	nd AN20 to AN27 GSEL0 bits to s analog input pir e MD1 to MD0 I 1 (Note) 	r can be used in the same velect the desired pin. Howens, bits, set the CH2 to CH0 bit Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	vay as ANo to AN7. Use the ADCON2 register' ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function Invalid in repeat mode Set to "0" when this mode is selected 0 : 8-bit mode	RW RW RW RW
Note 2: AN00 to AN07, a ADGSEL1 to AE AN20 to AN27 as Note 3: After rewriting th -D control register	nd AN20 to AN27 GSEL0 bits to s analog input pir e MD1 to MD0 I 1 (Note) 	r can be used in the same velect the desired pin. Howens, bits, set the CH2 to CH0 bit Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	vay as ANo to AN7. Use the ADCON2 register' ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function Invalid in repeat mode Set to "0" when this mode is selected 0 : 8-bit mode 1 : 10-bit mode	RW RW RW RW
Note 2: AN00 to AN07, a ADGSEL1 to AE AN20 to AN27 as Note 3: After rewriting th -D control register	nd AN20 to AN27 GSEL0 bits to s analog input pir e MD1 to MD0 I 1 (Note) 	Address Address Address Address Address Address AD sweep pin select bit A-D operation mode select bit 8/10-bit mode select bit Frequency select bit 1	vay as ANo to AN7. Use the ADCON2 register' ever, if Vcc2 < Vcc1, do not use ANoo to ANo7 a s over again using another instruction. After reset 0016 Function Invalid in repeat mode Set to "0" when this mode is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register	RW RW RW RW RW RW

Figure 1.22.5. ADCON0 Register and ADCON1 Register (Repeat Mode)



(3) Single Sweep Mode

In this mode, the input voltages on selected pins are A-D converted, one pin at a time. Table 1.22.4 shows the specifications of single sweep mode. Figure 1.22.6 shows the ADCON0 to ADCON1 registers in single sweep mode.

Item	Specification		
Function	The input voltages on pins selected by the ADCON1 register's SCAN1 to		
	SCAN0 bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits are A-D con-		
	verted, one pin at a time.		
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)		
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)		
	 When the TRG bit is "1" (ADTRG trigger) 		
	Input on the ADTRG pin changes state from high to low after the ADST bit is		
	set to "1" (A-D conversion starts)		
A-D conversion stop condtision	• Completion of A-D conversion (If a software trigger is selected, the ADST bit		
	is cleared to "0" (A-D conversion halted).)		
	• Set the ADST bit to "0"		
Interrupt request generation timing	Completion of A-D conversion		
Analog input pin	Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), ANo		
	to AN7 (8 pins) (Note)		
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin		

Table 1.22.4.	Single S	Sweep Mode	Specifications
---------------	----------	------------	----------------

Note: AN00 to AN07, and AN20 to AN27 can be used in the same way as AN0 to AN7. However, if VCC2 < VCC1, do not use AN00–AN07 and AN20–AN27 as analog input pins.



b6 b5 b4 b3 b2 b1 b0	Symbol ADCON		After reset 00000XXX2	
	Bit symbol	Bit name	Function	RV
	CH0	Analog input pin select bit	Invalid in single sweep mode	RV
	CH1			RV
	CH2			RV
	MD0	A-D operation mode select bit 0	1 0 : Single sweep mode	RV
	MD1			RV
	TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RV
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RV
	CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	RW
	Bit symbol	Bit name	Function	R۱
7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON		After reset 0016	
	Bit symbol	Bit name	Function	RV
-	SCAN0	A-D sweep pin select bit	When single sweep mode is selected	RV
	SCAN1		0 0 : ANo to AN1 (2 pins) 0 1 : ANo to AN3 (4 pins) 1 0 : ANo to AN5 (6 pins) 1 1 : ANo to AN7 (8 pins) (Note 2)	RV
	MD2	A-D operation mode select bit 1	Set to "0" when single sweep mode is selected	RV
	MD2 BITS		Set to "0" when single sweep mode is selected 0 : 8-bit mode 1 : 10-bit mode	
		select bit 1	0 : 8-bit mode	RV RV RV
	BITS	select bit 1 8/10-bit mode select bit	0 : 8-bit mode 1 : 10-bit mode	RV
	BITS CKS1	select bit 1 8/10-bit mode select bit Frequency select bit 1	0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected ^{b7 b6} 0 0 : ANEX0 and ANEX1 are not used	RV
	BITS CKS1 VCUT	select bit 1 8/10-bit mode select bit Frequency select bit 1 Vref connect bit (Note 3) External op-amp	0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected ^{b7 b6}	RV RV RV

Figure 1.22.6. ADCON0 Register and ADCON1 Register (Single Sweep Mode)



(4) Repeat Sweep Mode 0

In this mode, the input voltages on selected pins are A-D converted repeatedly. Table 1.22.5 shows the specifications of repeat sweep mode 0. Figure 1.22.7 shows the ADCON0 to ADCON1 registers in repeat sweep mode 0.

Table 1.22.5.	Repeat Sweep	Mode 0	Specifications
---------------	--------------	--------	----------------

Item	Specification
Function	The input voltages on pins selected by the ADCON1 register's SCAN1 to
	SCAN0 bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits are A-D con-
	verted repeatdly.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{\text{ADTRG}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), AN0
	to AN7 (8 pins) (Note)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Note: AN00 to AN07, and AN20 to AN27 can be used in the same way as AN0 to AN7. However, if VCC2 < VCC1, do not use AN00–AN07 and AN20–AN27 as analog input pins.



7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON	Address 0 03D616	After reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	CH0	Analog input pin select bit	Invalid in repeat sweep mode 0	RW
	CH1			RV
	CH2			RW
	MD0	A-D operation mode select bit 0	1 1 : Repeat sweep mode 0 or	RW
	MD1		Repeat sweep mode 1	RW
· · · · · · · · · · · · · · · · · · ·	TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RW
· · · · · · · · · · · · · · · · · · ·	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
	CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	RW
_	Symbol ADCON	Address 1 03D716	After reset 0016	
	Symbol			
7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON			RW
7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol	1 03D716	0016	
7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON	1 03D716 Bit name	0016 Function When repeat sweep mode 0 is selected	
7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol	1 03D716 Bit name	0016 Function When repeat sweep mode 0 is selected	RV
7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol SCAN0	1 03D716 Bit name	0016 Function When repeat sweep mode 0 is selected ^{b1b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins)	RW RW
7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol SCAN0 SCAN1	1 03D716 Bit name A-D sweep pin select bit A-D operation mode	0016 Function When repeat sweep mode 0 is selected ^{b1b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is	RW RW RW RW
7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol SCAN0 SCAN1 MD2	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode	RW RW RW
7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	0016 Function When repeat sweep mode 0 is selected ^{b1b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (6 pins) 1 1 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode 1 : 10-bit mode	RW RW RW RW
7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected ^{b7 b6} 0 0 : ANEX0 and ANEX1 are not used	RW RW RW
7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON Bit symbol SCAN0 SCAN1 SCAN1 MD2 BITS CKS1 VCUT	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1 Vref connect bit (Note 3) External op-amp	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected ^{b7 b6}	RV RV RV RV RV

Figure 1.22.7. ADCON0 Register and ADCON1 Registers (Repeat Sweep Mode 0)



(5) Repeat Sweep Mode 1

In this mode, the input voltages on all pins are A-D converted repeatedly, with priority given to the selected pins. Table 1.22.6 shows the specifications of repeat sweep mode 1. Figure 1.22.8 shows the ADCON0 to ADCON1 registers in repeat sweep mode 1.

Item	Specification
Function	The input voltages on all pins selected by the ADCON2 register's ADGSEL1 to
	ADGSEL0 bits are A-D converted repeatdly, with priority given to pins se-
	lected by the ADCON1 register's SCAN1 to SCAN0 bits and ADGSEL1 to
	ADGSEL0 bits.
	Example : If ANo selected, input voltages are A-D converted in order of
	AN0 \rightarrow AN1 \rightarrow AN0 \rightarrow AN2 \rightarrow AN0 \rightarrow AN3, and so on.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	 When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{\text{ADTRG}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
	Select from AN0 (1 pins), AN0 to AN1 (2 pins), AN0 to AN2 (3 pins), AN0 to AN3
priority when A-D converted	(4 pins) (Note)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Note: AN00 to AN07, and AN20 to AN27 can be used in the same way as AN0 to AN7. However, if VCC2 < VCC1, do not use AN00–AN07 and AN20–AN27 as analog input pins.



17 b6 b5 b4 b3 b2 b1 b0 1	Symbol ADCON		After reset 00000XXX2	
	Bit symbol	Bit name	Function	RV
	CH0	Analog input pin select bit	Invalid in repeat sweep mode 1	RV
	CH1			RV
	CH2			RV
	MD0	A-D operation mode	^{b4 b3} 1 1 : Repeat sweep mode 0 or	R٧
	MD1	select bit 0	Repeat sweep mode 1	RV
	TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RV
[ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
	CKS0	Frequency select bit 0	See Note 3 for the ADCON2 register	RW
7 b6 b5 b4 b3 b2 b1 b0 1 1 1 1 1	Symbol ADCON	Address 1 03D716	After reset 0016	
7 b6 b5 b4 b3 b2 b1 b0	.			
	ADCON	1 03D716	0016	
	ADCON Bit symbol	1 03D716 Bit name	0016 Function	RW
	ADCON	1 03D716	0016 Function When repeat sweep mode 1 is selected	
	ADCON Bit symbol	1 03D716 Bit name	0016 Function When repeat sweep mode 1 is selected ^{b1 b0} 0 0 : ANo (1 pin) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins)	RW
	ADCON Bit symbol SCAN0	1 03D716 Bit name A-D sweep pin select bit A-D operation mode	0016 Function When repeat sweep mode 1 is selected ^{b1 b0} 0 0 : ANo (1 pin) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins) (Note 2) Set to "1" when repeat sweep mode 1 is	RV RV
	ADCON Bit symbol SCAN0 SCAN1	1 03D716 Bit name A-D sweep pin select bit	0016 Function When repeat sweep mode 1 is selected ^{b1b0} 0 0 : ANo (1 pin) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins) (Note 2) Set to "1" when repeat sweep mode 1 is selected 0 : 8-bit mode	RW RW RW
	ADCON Bit symbol SCAN0 SCAN1 MD2	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	0016 Function When repeat sweep mode 1 is selected ^{b1b0} 0 0 : ANo (1 pin) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins) (Note 2) Set to "1" when repeat sweep mode 1 is selected	RW RW RW
	ADCON Bit symbol SCAN0 SCAN1 MD2 BITS	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	0016 Function When repeat sweep mode 1 is selected ^{b1 b0} 0 0 : ANo (1 pin) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins) (Note 2) Set to "1" when repeat sweep mode 1 is selected 0 : 8-bit mode 1 : 10-bit mode	RW RW RW RW
	ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1	0016 Function When repeat sweep mode 1 is selected ^{b1b0} 0 0 : ANo (1 pin) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins) (Note 2) Set to "1" when repeat sweep mode 1 is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected ^{b7b6} 0 0 : ANEX0 and ANEX1 are not used	RW RW RW RW RW RW RW
	ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1 VCUT	1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1 Vref connect bit (Note 3) External op-amp	0016 Function When repeat sweep mode 1 is selected ^{b1b0} 0 0 : ANo (1 pin) 0 1 : ANo, AN1 (2 pins) 1 0 : ANo to AN2 (3 pins) 1 1 : ANo to AN3 (4 pins) (Note 2) Set to "1" when repeat sweep mode 1 is selected 0 : 8-bit mode 1 : 10-bit mode See Note 3 for the ADCON2 register 1 : Vref connected ^{b7b6}	RW RW RW RW RW

Figure 1.22.8. ADCON0 Register and ADCON1 Register (Repeat Sweep Mode 1)



(a) Resolution Select Function

The desired resolution can be selected using the ADCON1 register's BITS bit. If the BITS bit is set to "1" (10-bit conversion accuracy), the A-D conversion result is stored in the ADi register (i = 0 to 7)'s bit 0 to bit 9. If the BITS bit is set to "0" (8-bit conversion accuracy), the A-D conversion result is stored in the ADi register's bit 0 to bit 7.

(b) Sample and Hold

If the ADCON2 register's SMP bit is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ØAD cycles for 8-bit resolution or 33 ØAD cycles for 10-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A-D conversion.


(c) Extended Analog Input Pins

In one-shot and repeat modes, the ANEX0 and ANEX1 pins can be used as analog input pins. Use the ADCON1 register's OPA1 to OPA0 bits to select whether or not use ANEX0 and ANEX1.

The A-D conversion results of ANEX0 and ANEX1 inputs are stored in the AD0 and AD1 registers, respectively.

(d) External Operation Amp Connection Mode

Multiple analog inputs can be amplified using a single external op-amp via the ANXE0 and ANEX1 pins. Set the ADCON1 register's OPA1 OPA0 bits to '112' (external op-amp connection mode). The inputs from ANi (i = 0 to 7) ^(Note 1) are output from the ANEX0 pin. Amplify this output with an external op-amp before sending it back to the ANEX1 pin. The A-D conversion result is stored in the corresponding ADi register. The A-D conversion speed depends on the response characteristics of the external op-amp. Note that the ANXE0 and ANEX1 pins cannot be directly connected to each other. Figure 1.22.9 is an example of how to connect the pins in external operation amp.






Figure 1.22.9. External Op-amp Connection



(e) Current Consumption Reducing Function

When not using the A-D converter, its resistor ladder and reference voltage input pin (VREF) can be separated using the ADCON1 register's VCUT bit. When separated, no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

To use the A-D converter, set the VCUT bit to "1" (VREF connected) and then set the ADCON0 register's ADST bit to "1" (A-D conversion start). The VCUT and ADST bits cannot be set to "1" at the same time. Nor can the VCUT bit be set to "0" (VREF unconnected) during A-D conversion.

Note that this does not affect VREF for the D-A converter (irrelevant).

(f) Analog Input Pin and External Sensor Equivalent Circuit Example

Figure 1.22.10 shows analog input pin and external sensor equivalent circuit example.




Figure 1.22.10. Analog Input Pin and External Sensor Equivalent Circuit



(g) Caution of Using A-D Converter

- (1) Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the ADCON0 register's TGR bit = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to "0" (input mode).
- (2) When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A-D input voltage goes low.)
- (3) To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVCC, VREF, and analog input pins (ANi (i=0 to 7), ANoi, and AN2i) each and the AVss pin. Similarly, insert a capacitor between the VCC pin and the Vss pin. Figure 1.22.11 is an example connection of each pin.
- (4) If VCC2 < VCC1, do not use AN00 to AN07 and AN20 to AN27 as analog input pins.
- (5) If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi register after completion of A-D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
 - When operating in one-shot or single-sweep mode
 Check to see that A-D conversion is completed before reading the target ADi register. (Check the IR bit in the ADIC register to see if A-D conversion is completed.)
 - When operating in repeat mode or repeat sweep mode 0 or 1 Use the main clock for CPU clock directly without dividing it.
- (6) If A-D conversion is forcibly terminated while in progress by setting the ADCON0 register's ADST bit to "0" (A-D conversion halted), the conversion result of the A-D converter is indeterminate. The contents of ADi registers irrelevant to A-D conversion may also become indeterminate. If while A-D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all ADi registers.




Figure 1.22.11. Vcc, Vss, AVcc, AVss, VREF and ANi Connection



D-A Converter

This is an 8-bit, R-2R type D-A converter. These are two independent D-A converters.

D-A conversion is performed by writing to the DAi register (i = 0 to 1). To output the result of conversion, set the DACON register's DAiE bit to "1" (output enabled). Before D-A conversion can be used, the corresponding port direction bit must be cleared to "0" (input mode). Setting the DAiE bit to "1" removes a pull-up from the corresponding port.

Output analog voltage (V) is determined by a set value (n : decimal) in the DAi register.

V = VREF X n/ 256 (n = 0 to 255)

VREF : reference voltage

Table 1.23.1 lists the performance of the D-A converter. Figure 1.23.1 shows the block diagram of the D-A converter. Figure 1.23.2 shows the D-A converter related registers. Figure 1.23.3 shows the D-A converter equivalent circuit.

Table 1.23.1. D-A Converter Performance

Item	Performance
D-A conversion method	R-2R method
Resolution	8 bits
Analog output pin	2 (DA0 and DA1)




Figure 1.23.1. D-A Converter Block Diagram



D-A Converter





Figure 1.23.2. DACON Register, DA0 Register, and DA1 Register







CRC Calculation

CRC Calculation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.

The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8 bit units. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles.

Figure 1.24.1 shows the block diagram of the CRC circuit. Figure 1.24.2 shows the CRC-related registers. Figure 1.24.3 shows the calculation example using the CRC operation.




Figure 1.24.1. CRC Circuit Block Diagram




Figure 1.24.2. CRCD Register and CRCIN Register






Figure 1.24.3. CRC Calculation

Programmable I/O Ports

Programmable I/O Ports

The programmable input/output ports (hereafter referred to simply as "I/O ports") consist of 87 lines P0 to P10 (except P85) for the 100-pin version, or 113 lines P0 to P14 (except P85) for the 128-pin version. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. P85 is an input-only port and does not have a pull-up resistor. Port P85 shares the pin with NMI, so that the NMI input level can be read from the P8 register P8_5 bit.

Figures 1.25.1 to 1.25.4 show the I/O ports. Figure 1.25.5 shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output, or a bus control pin.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input or D-A converter output pin, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions other than the D-A converter is directed for output no matter how the corresponding direction bit is set.

When using any pin as a bus control pin, refer to "Bus Control."

P0 to P5, P12, and P13 are capable of Vcc2-level input/output; P6 to P11 and P14 are capable of Vcc1-level input/output.

(1) Port Pi Direction Register (PDi Register, i = 0 to 13)

Figure 1.25.6 shows the direction registers.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

No direction register bit for P85 is available.

(2) Port Pi Register (Pi Register, i = 0 to 13)

Figure 1.25.7 and 1.25.8 show the Pi registers.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , $\overline{WRL/WR}$, $\overline{WRH/BHE}$, ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} , and BCLK) cannot be modified.

(3) Pull-up Control Register 0 to Pull-up Control Register 2 (PUR0 to PUR2 Registers) Figure 1.25.9 shows the PUR0 to PUR2 registers.

The PUR0 to PUR2 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.


However, the pull-up control register has no effect on P0 to P3, P40 to P43, and P5 during memory extension and microprocessor modes. Although the register contents can be modified, no pull-up resistors are connected.

(4) Port Control Register

Figure 1.25.10 shows the port control register.


When the P1 register is read after setting the PCR register's PCR0 bit to "1", the corresponding port latch can be read no matter how the PD1 register is set.







RenesasTechnologyCorp.

Programmable I/O Ports





Programmable I/O Ports














Figure 1.25.6. I/O Pins






Figure 1.25.7. PD0 to PD13 Registers






Figure 1.25.8. P0 to P13 Registers



Programmable I/O Ports




Figure 1.25.9. PC14 Register and PUR3 Register



Programmable I/O Ports

	b3 b2	b1 b0	J Symbol	Address	After reset	
+	<u> </u>	ĻĻ	PUR0	03FC16	0016	
			Bit symbol	Bit name	Function	F
			- PU00	P00 to P03 pull-up		F
		<u> </u>	- PU01	P04 to P07 pull-up	0 : Not pulled high 1 : Pulled high (Note 2)	
			- PU02	P10 to P13 pull-up	T T thet high (Note 2)	
	¦		- PU03	P14 to P17 pull-up		F
			- PU04	P20 to P23 pull-up		F
			- PU05	P24 to P27 pull-up		F
			- PU06	P30 to P33 pull-up		F
L			- PU07	P34 to P37 pull-up		F
Pull-up co			ŭ	lifed high) and the direction b	it is "0" (input mode) is pulled high.	
b7 b6 b5 b4	b3 b2	b1 b0	Symbol PUR1	Address 03FD16	After reset(Note 5) 000000002 000000102	
			Bit symbol	Bit name	Function	F
		1	- PU10	P40 to P43 pull-up (Note 2)	0 : Not pulled high	F
	i i	i	- PU11	P44 to P47 pull-up (Note 4)	1 : Pulled high (Note 3)	F
1 1 1 1			- PU12	P50 to P53 pull-up (Note 2)		F
	:		- PU13	P54 to P57 pull-up (Note 2)		F
			- PU14	P60 to P63 pull-up		F
i i i			- PU15	P64 to P67 pull-up		F
1 1						⊢÷
			PU16	P72 to P73 pull-up (Note 1)		F
Note 2: Duri of th	ing merr ese bits	nory ex can be	PU17 PU17 Puns do not have tension and mic modified.	P74 to P77 pull-up pull-ups. roprocessor modes, the pins	are not pulled high although the co	F
Note 2: Duri of th Note 3: The Note 3: The prog Note 5: The 00 00 The 00 00 "11 Pull-up co	ing mem iese bits pin for v e PM01 values values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 00000000 values 00000000 values 00000000 values 00000000 values 000000000 values 00000000 values 000000000 values 000000000 values 000000000 values 0000000000 values 000000000 values 000000000000000000000000000000000000	can be which t to PM ing sin after ha 2 when 2 when	PU17 ins do not have tension and mice a modified. his bit is "1" (pu 00 bits are set 1 in input on CNVs in input on CNVs fitware reset, 1 n input on CNVs in the put on CNVs in PM 01 to PM0 a PM 01 to PM0 assor mode)	P74 to P77 pull-up pull-ups. roprocessor modes, the pins of "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" as pin is "H" atchdog timer reset and oscill 0 bits of PM0 register are "00	it is "0" (input mode) is pulled high. node) or "112" (microprocessor mode	F F nter e) ir
Note 2: Duri of th Note 3: The Note 3: The Prog Note 5: The 00 00 00 00 00 -00 -00 -00	ing mem iese bits pin for v e PM01 values values 0000000 values 0000000 12" (micr ontrol r	can be which t to PM ing sin after ha 2 when 2 when	PU17 ins do not have tension and mice a modified. his bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 h input on CNVs fitware reset, and h PM 01 to PM0 h PM 01 to PM0 er 2 Symbol	P74 to P77 pull-up pull-ups. roprocessor modes, the pins lled high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" ss pin is "L" atchdog timer reset and oscill 0 bits of PM0 register are "01 bits of PM0 register are "01 Address	it is "0" (input mode) is pulled high. node) or "112" (microprocessor mode lation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or After reset	F F nter e) ir
Note 2: Duri of th Note 3: The Note 4: If the prog Note 5: The • 00 • 00 The • 00 • 00 • 00 • 11	ing mem iese bits pin for v e PM01 values values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 00000000 values 00000000 values 00000000 values 00000000 values 000000000 values 00000000 values 000000000 values 000000000 values 000000000 values 0000000000 values 000000000 values 000000000000000000000000000000000000	can be which t to PM ing sin after ha 2 when 2 when	PU17 ins do not have tension and mice a modified. his bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 h input on CNVs h input on CNVs fitware reset, wa h PM 01 to PMO h PM 01 to PMO essor mode) er 2	P74 to P77 pull-up pull-ups. roprocessor modes, the pins "o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" ss pin is "L" atchdog timer reset and oscill 0 bits of PM0 register are "00 00 bits of PM0 register are "01	it is "0" (input mode) is pulled high. node) or "112" (microprocessor mode lation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or	F F nter e) ir
Note 2: Duri of th Note 3: The Note 4: If the prog Note 5: The • 00 • 00 The • 00 • 00 • 00 • 11	ing mem iese bits pin for v e PM01 values values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 00000000 values 00000000 values 00000000 values 00000000 values 000000000 values 00000000 values 000000000 values 000000000 values 000000000 values 0000000000 values 000000000 values 000000000000000000000000000000000000	can be which t to PM ing sin after ha 2 when 2 when	PU17 ins do not have tension and mice a modified. his bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 h input on CNVs fitware reset, and h PM 01 to PM0 h PM 01 to PM0 er 2 Symbol	P74 to P77 pull-up pull-ups. roprocessor modes, the pins lled high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" ss pin is "L" atchdog timer reset and oscill 0 bits of PM0 register are "01 bits of PM0 register are "01 bits of PM0 register are "01	it is "0" (input mode) is pulled high. node) or "112" (microprocessor mode lation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or After reset	e) ir
Note 2: Duri of th Note 3: The Note 4: If the prog Note 5: The • 00 • 00 The • 00 • 00 • 00 • 11	ing mem iese bits pin for v e PM01 values values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 00000000 values 00000000 values 00000000 values 00000000 values 000000000 values 00000000 values 000000000 values 000000000 values 000000000 values 0000000000 values 000000000 values 000000000000000000000000000000000000	can be which t to PM ing sin after ha 2 when 2 when	PU17 ins do not have tension and mice a modified. his bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 h input on CNVs fitware reset, and h PM 01 to PM0 h PM 01 to PM0 er 2 Symbol PUR2	P74 to P77 pull-up pull-ups. roprocessor modes, the pins of "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: as pin is "L" ss pin is "H" atchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits of PM0 register are "01 Address 03FE16	it is "0" (input mode) is pulled high. hode) or "112" (microprocessor mode lation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function	e) ir
Note 2: Duri of th Note 3: The Note 4: If the prog Note 5: The • 00 • 00 The • 00 • 00 • 00 • 11	ing mem iese bits pin for v e PM01 values values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 00000000 values 00000000 values 00000000 values 00000000 values 000000000 values 00000000 values 000000000 values 000000000 values 000000000 values 0000000000 values 000000000 values 000000000000000000000000000000000000	can be which t to PM ing sin after ha 2 when 2 when	PU17 ins do not have tension and mice a modified. his bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 h input on CNVs fitware reset, wa h PM 01 to PMO h PM 01 to PMO er 2 Symbol PUR2 Bit symbol	P74 to P77 pull-up pull-ups. roprocessor modes, the pins of 012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" ss pin is "L" atchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits of PM0 register are "01 Address 03FE16 Bit name	it is "0" (input mode) is pulled high. node) or "112" (microprocessor mode lation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or After reset 0016	nter
Note 2: Duri of th Note 3: The Note 3: The prog Note 5: The 00 00 The 00 00 "11 Pull-up co	ing mem iese bits pin for v e PM01 values values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 00000000 values 00000000 values 00000000 values 00000000 values 000000000 values 00000000 values 000000000 values 000000000 values 000000000 values 0000000000 values 000000000 values 000000000000000000000000000000000000	can be which t to PM ing sin after ha 2 when 2 when	PU17 ins do not have tension and mice a modified. his bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 n input on CNVs n input on CNVs n input on CNVs n PM 01 to PMC h PM 01 to PMC er 2 Bit symbol PU20	P74 to P77 pull-up pull-ups. roprocessor modes, the pins of 012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" ss pin is "L" tatchdog timer reset and oscill bits of PM0 register are "00 bits of PM0 register are "01 Address 03FE16 Bit name P80 to P83 pull-up	it is "0" (input mode) is pulled high. hode) or "112" (microprocessor mode lation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function 0 : Not pulled high	e) ir
Note 2: Duri of th Note 3: The Note 3: The prog Note 5: The 00 00 The 00 00 "11 Pull-up co	ing mem iese bits pin for v e PM01 values values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 00000000 values 00000000 values 00000000 values 00000000 values 000000000 values 00000000 values 000000000 values 000000000 values 000000000 values 0000000000 values 000000000 values 000000000000000000000000000000000000	can be which t to PM ing sin after ha 2 when 2 when	PU17 ins do not have tension and mice a modified. his bit is "1" (pu 00 bits are set to gle-chip mode, ardware reset 1 n input on CNVs n input on CNVs n input on CNVs n PM 01 to PMC h PM 01 to PMC er 2 Bit symbol PU20 PU21	P74 to P77 pull-up pull-ups. rooprocessor modes, the pins lled high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" ss pin is "H" atchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits of PM0 register are "01 0 bits of PM0 register are "01 PM0 register are "	it is "0" (input mode) is pulled high. hode) or "112" (microprocessor mode lation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function 0 : Not pulled high	e) ir
Note 2: Duri of th Note 3: The Note 3: The prog Note 5: The 00 00 00 00 "11 Pull-up co	ing mem iese bits pin for v e PM01 values values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 00000000 values 00000000 values 00000000 values 00000000 values 000000000 values 00000000 values 000000000 values 000000000 values 000000000 values 0000000000 values 000000000 values 000000000000000000000000000000000000	can be which t to PM ing sin after ha 2 when 2 when	PU17 ins do not have tension and mic modified. his bit is "1" (pu D0 bits are set tr input on CNVs input on CNVs input on CNVs ftware reset, wa n PM 01 to PMC pM 01 to PMC pSsor mode) er 2 Bit symbol PU22 PU22	P74 to P77 pull-up pull-ups. rooprocessor modes, the pins led high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: as pin is "L" ss pin is "H" atchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits of PM0 register are "01 0 bits of PM0 register are "01 0 bits of PM0 register are "01 Bit name P80 to P83 pull-up P84 to P87 pull-up (Note 2) P90 to P93 pull-up	it is "0" (input mode) is pulled high. hode) or "112" (microprocessor mode lation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function 0 : Not pulled high	F F F Image: second s
Note 2: Duri of th Note 3: The Note 4: If thu prog Note 5: The • 00 • 00 The • 00 • 00 • 11 • 20 • 20 • 20 • 20 • 20 • 20 • 20 • 20	ing mem iese bits pin for v e PM01 values values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 0000000 values 00000000 values 00000000 values 00000000 values 00000000 values 000000000 values 00000000 values 000000000 values 000000000 values 000000000 values 0000000000 values 000000000 values 000000000000000000000000000000000000	can be which t to PM ing sin after ha 2 when 2 when	PU17 ins do not have tension and mic a modified. his bit is "1" (pu D0 bits are set it niput on CNVs niput on CNVs niput on CNVs flware reset, 1 n M 01 to PMC besor mode) er 2 Bit symbol PU22 PU22 PU22 PU23	P74 to P77 pull-up pull-ups. rooprocessor modes, the pins lled high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: ss pin is "L" ss pin is "H" atchdog timer reset and oscill 0 bits of PM0 register are "00 0 bits of PM0 register are "01 0 bits of PM0 register are "01 PM0 register are "	it is "0" (input mode) is pulled high. hode) or "112" (microprocessor mode lation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function 0 : Not pulled high	F nter e) ir low:

Note 1: The pin for which this bit is "1" (pulled high) and the direction bit is "0" (input mode) is p Note 2: The P85 pin does not have pull-up.

Figure 1.25.10. PUR0 to PUR2 Registers



Programmable I/O Ports




Figure 1.25.11. PCR Register



Table 1.25.1. Unassigned Pin Handling in Single-chip Mode

Pin name	Connection
Ports P0 to P14 (excluding P85)	After setting for input mode, connect every pin to VSS via a resistor(pull-down); or after setting for output mode, leave these pins open. (Note 2)
XOUT (Note 1)	Open
NMI	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVSS, VREF, BYTE	Connect to Vss

Note 1: With external clock input to XIN pin.

Note 2: When not using all of the P11 to P14, the P11 to P14 pins may be left open by setting the PUR3 register's PU37 bit to "0" (unusable) without causing any problem.

Table 1.25.2. Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode

Pin name	Connection
Ports P6 to P10 (excluding P85)	After setting for input mode, connect every pin to Vss via a resistor (pull-down); or after setting for output mode, leave these pins open.
P45 / $\overline{CS1}$ to P47 / $\overline{CS3}$	Connect to Vcc via a resistor (pulled high) by setting the PD4 register's corresponding direction bit for CSi (i=1 to 3) to "0" (input mode) and the CSR register's CSi bit to "0" (chip select disabled).
BHE, ALE, HLDA, XOUT (Note 1), BCLK (Note 2)	Open
HOLD, RDY, NMI	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVss, Vref	Connect to Vss

Note 1: With external clock input to XIN pin.

Note 2: If the PM0 register's PM07 bit is set to "1" (BCLK not output), connect this pin to VCC via a resistor (pulled high).

Note 3: When not using all of the P11 to P14, the P11 to P14 pins may be left open by setting the PUR3 register's PU37 bit to "0" (unusable) without causing any problem.



$Un^{det}_{e^{Ne^{lop}}}$ Preliminary Specifications Rev.1.0 $e^{Ne^{lop}}$ Specifications in this manual are tentative and subject to change.

Programmable I/O Ports




Figure 1.25.12. Unassigned Pins Handling



Electrical Characteristics

Table 1.26.1. Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated value	Unit
VCC1, VCC2	Supply vol	tage	Vcc1=AVcc	-0.3 to 6.5	V
VCC2	Supply vol	tage	Vcc2	-0.3 to Vcc1+0.1	V
AVcc	Analog sup	oply voltage	Vcc1=AVcc	-0.3 to 6.5	V
Vi	Input voltage	RESET, CNVss, BYTE, P60 to P67, P72 to P77, P80 to P87, P90 to P97, P100 to P107, P110 to P117, P140, P141, VREF, XIN		-0.3 to Vcc1+0.3	V
		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P120 to P127, P130 to P137		-0.3 to Vcc2+0.3	V
		P70, P71		-0.3 to 6.5	V
Vo	Output voltage	P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, P110 to P117, P140, P141, XOUT		-0.3 to Vcc1+0.3	v
		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P120 to P127, P130 to P137		-0.3 to Vcc2+0.3	V
		P70, P71		-0.3 to 6.5	V
Pd	Power diss	sipation	Topr=25 °C	300	mW
Topr	Operating	ambient temperature		-20 to 85 / -40 to 85	°C
Tstg	Storage te	mperature		-65 to 150	°C



Table 1.26.2.	Recommended	Operating	Conditions	(Note	1))
---------------	-------------	-----------	------------	-------	----	---


0		Doromotor			Standar	Standard	
Symbol		Parameter		Min.	Тур.	Max.	Unit
VCC1, VCC2	Supply volta	ge(Vcc1≥vcc2)		2.7	5.0	5.5	V
AVcc	Analog supp	ly voltage			Vcc1		V
Vss	Supply voltage	ge			0		V
AVss	Analog supp	ly voltage			0		V
	HIGH input	P31 to P37, P40 to P47, P50 to P57, P120 to		0.8Vcc2		Vcc2	V
	voltage	P00 to P07, P10 to P17, P20 to P27, P30 (d	luring single-chip mode)	0.8Vcc2		VCC2	V
Vін		P00 to P07, P10 to P17, P20 to P27, P30 (data input function during memory expansion a	nd microprocessor modes)	0.5Vcc2		Vcc2	V
		P60 to P67, P72 to P77, P80 to P87, P90 to P110 to P117, P140, P141, XIN, RESET, CNVss, BYTE	P97, P100 to P107,	0.8Vcc1		Vcc1	V
		P70, P71		0.8Vcc1		6.5	V
	LOW input	P31 to P37, P40 to P47, P50 to P57, P120 to	o P127, P130 to P137	0		0.2Vcc2	V
	voltage	P00 to P07, P10 to P17, P20 to P27, P30 (d	luring single-chip mode)	0		0.2Vcc2	V
VIL		P00 to P07, P10 to P17, P20 to P27, P30 (data input function during memory expansion a	nd microprocessor modes)	0		0.16Vcc2	V
		P60 to P67, P70 to P77, P80 to P87, P90 to P110 to P117, P140, P141, XIN, RESET, CNVSS, BYTE	P97, P100 to P107,	0		0.2Vcc1	V
IOH (peak)	HIGH peak of current					-10.0	mA
I _{OH (avg)}	HIGH average output currer		7,P72 to P77, 00 to P107,			-5.0	mA
I _{OL (peak)}	LOW peak o current	utput P00 to P07, P10 to P17, P20 to P2 P40 to P47, P50 to P57, P60 to P6 P80 to P84,P86,P87,P90 to P97,P1 P110 to P117, P120 to P127, P130	7,P70 to P77, 00 to P107,			10.0	mA
I _{OL (avg)}	LOW averag output currer		7,P70 to P77, 00 to P107,			5.0	mA
f (Vini)	Main clock ir	nput oscillation frequency	Vcc=3.0 to 5.5V	0		16	MHz
f (Xin)	(Note 4)		Vcc=2.7 to 3.0V	0		20 X Vcc-44	MHz
f (Xcin)	Sub-clock os	cillation frequency			32.768	50	kHz
f (Ring)	Ring oscillati	on frequency			1		MHz
f (PLL)	PLL clock os	cillation frequency (Note 4)	Vcc=3.0 to 5.5V	10		24	MHz
			Vcc=2.7 to 3.0V	10		46.67 X Vcc- 116	MHz
f (BCLK)	CPU operation			0		24	MHz
Ts∪(PLL)	PLL frequence	cy synthesizer stabilization wait time	Vcc=5.0V			20	ms
			Vcc=3.0V			50	ms

Note 1: Referenced to Vcc = Vcc1 = Vcc2 = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.

Note 2: The mean output current is the mean value within 100ms.

Note 3: The total IOL (peak) for ports P0, P1, P2, P86, P87, P9, P10, P11, P140 and P141 must be 80mA max. The total IOL (peak) for ports P3, P4, P5, P6, P7, P80 to P84, P12, and P13 must be 80mA max. The total IOH (peak) for ports P0, P1, and P2 must be -40mA max. The total IOH (peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH (peak) for ports P6, P7, and P80 to P84 must be -40mA max. The total IOH (peak) for ports P6, P7, and P80 to P84 must be -40mA max. The total IOH (peak) for ports P6, P7, and P80 to P84 must be -40mA max. The total IOH (peak) for ports P6, P7, and P80 to P84 must be -40mA max. The total IOH (peak) for ports P86, P87, P9, P10, P11, P140, and P141 must be -40mA max.

Note 4: Relationship between main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.





Electrical Characteristics

Sumbol		Deremeter		Managerian condition	Standar		d	1.1
Symbol		Parameter	Measuring condition		Min.	Тур.	Max.	Unit
_	Resolutio	n	VREF =	VCC1			10	Bits
INL n li	Integral non- linearity error		VREF= VCC1= 5V	ANo to AN7 input ANEX0, ANEX1 input External operation amp connection mode ANoo to AN07 input AN20 to AN27 input			±3 ±7	LSB
		VREF= VCC1= 3.3V	ANo to AN7 input ANEXO, ANEX1 input External operation amp connection mode ANoo to AN07 input AN20 to AN27 input			±5 ±7	LSB	
		8 bit	Vref =V	/cc1=3.3V			±2	LSB
DNL	Differentia	al non-linearity error					±1	LSB
-	Offset err	or					±3	LSB
-	Gain erro	r					±3	LSB
RLADDER	Ladder re	sistance	Vref =V	CC1	10		40	kΩ
t CONV	Conversion function a	on time(10bit), Sample & hold vailable	VREF =Vcc1=5V, ØAD=10MHz		3.3			μs
t CONV	Conversion function a	on time(8bit), Sample & hold vailable	VREF =VCC1=5V, ØAD=10MHz		2.8			μs
t SAMP	Sampling	time			0.3			μs
Vref	Reference	e voltage			2.0		Vcc1	V
VIA	Analog in	put voltage			0		VREF	V

Note 1: Referenced to Vcc1=AVcc=VREF=3.3 to 5.5V, Vss=AVss=0V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.

Note 2: If Vcc1 > Vcc2, do not use ANoo to ANo7 and AN20 to AN27 as analog input pins.

Note 3: AD operation clock frequency (ØAD frequency) must be 10 MHz or less. And divide the fAD if Vcc1 is less than 4.2V, and make ØAD frequency equal to or lower than fAD/2.

Note 4: A case without sample & hold function turn ØAD frequency into 250 kHz or more in addition to a limit of Note 3. A case with sample & hold function turn ØAD frequency into 1MHz or more in addition to a limit of Note 3.

Table 1.26.4. D-A Conversion Characteristics (Note 1)

Symbol	Parameter	Magguring condition	5	Unit		
Symbol	Falameter	Measuring condition Min. Typ. Max. 8 1.0	Unit			
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(Note 2)			1.5	mA

Note 1: Referenced to Vcc1=VREF=3.3 to 5.5V, Vss=AVss=0V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.

Note 2: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016". The A-D converter's ladder resistance is not included. Also, when D-A register contents are not "0016", the current IVREF always flows even though Vref may have been set to be unconnected by the A-D control register.

Table 1.26.5. Flash Memory Version Electrical Characteristics (Note 1)

_				
Parameter	Min.	Тур.	Max	Unit
Word program time		30	200	μs
Block erase time		1	4	s
Erase all unlocked blocks time		1 X n	4 X n	s
Lock bit program time		30	200	μs

Note 1: Referenced to Vcc1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 °C unless otherwise specified. Note 2: n denotes the number of block erases.

Table 1.26.6. Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60°C)

Flash program, erase voltage	Flash read operation voltage
Vcc1 = $3.3 \text{ V} \pm 0.3 \text{ V}$ or $5.0 \text{ V} \pm 0.5 \text{ V}$	Vcc1=2.7 to 5.5 V



Table 1.26.7. Low Voltage Detection Circuit Electrical Characteristics (Note 1)

Symbol	Parameter	Measuring condition		Standard		الم ال
		lineadaning containent	Min.	Тур.	Max.	- Unit
Vdet4	Power supply down detection voltage (Notes 1, 2)		3.3	3.8	4.4	V
Vdet3	Reset level detection voltage (Notes 1, 2)		2.2	2.8	3.6	V
Vdet3s	Low voltage reset retention voltage	Vcc1=0.8 to 5.5V	0.8			V
Vdet3r	Low voltage reset release voltage (Note 3)		2.2	2.9	4.0	V
Vdet2	RAM retention limit detection voltage (Notes 1, 2)		1.4	2.0	2.7	V


Note 1: Vdet4 > Vdet3 > Vdet2


Note 2: Where reset level detection voltage is less than 2.7 V, if the supply power voltage is greater than the reset level detection voltage, the operation at $f(BCLK) \le 10MHz$ is guaranteed. Note 3: Vdet3 > Vdet3 is not guaranteed.

Table 1.26.8. Power Supply Circuit Timing Characteristics

Symbol	DI Parameter Measuring condition			Unit		
		Neasoning condition		Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during powering-on				2	ms
td(R-S)	STOP release time	Vcc1=2.7 to 5.5V			150	μs
td(M-L)	Time for internal power supply stabilization when main clock oscillation starts				50	μs
td(S-R)	Hardware reset 2 release wait time	Vcc1=Vdet3r to 5.5V		6 (Note)	20	ms
td(E-A)	Low voltage detection circuit operation start time	Vcc1=2.7 to 5.5V			20	μs

Note : When Vcc1 = 5V







Symbol		Paran	Parameter Measuring condition Stand		Standard			
Symbol				Measuring condition	Min.	Typ.	Max.	Unit
Voн	HIGH output voltage	P60 to P67,P72 to P7 P100 to P107,P110 t	77,P80 to P84,P86,P87,P90 to P97, o P117,P140,P141	Іон=-5mA	Vcc1-2.0		Vcc1	v
VOH			17,P20 to P27,P30 to P37, 57,P120 to P127,P130 to P137	Iон=-5mA(Note 2)	Vcc2-2.0		Vcc2	_ v
Vон	HIGH output voltage	P100 to P107,P110 t		Іон=-200µА	Vcc1-0.3		Vcc1	v
Volt			17,P20 to P27,P30 to P37, 57,P120 to P127,P130 to P137	Іон=-200µА(Note 2)	Vcc2-0.3		VCC2	ľ
	HIGH output	voltage Xout	HIGHPOWER	Iон=-1mA	Vcc1-2.0		Vcc1	v
Vон		, and the second second	LOWPOWER	Іон=-0.5mA	Vcc1-2.0		Vcc1	
	HIGH output	voltage Xcout	HIGHPOWER	With no load applied		2.5		V
		-	LOWPOWER	With no load applied		1.6		
Vol	LOW output voltage	P60 to P67,P70 to P7 P100 to P107,P110 t	77,P80 to P84,P86,P87,P90 to P97, o P117,P140,P141	lo∟=5mA			2.0	v
VOL		P40 to P47,P50 to P	17,P20 to P27,P30 to P37, 57,P120 to P127,P130 to P137	Io∟=5mA(Note 2)			2.0	V
Vol	LOW output voltage	P100 to P107,P110 t		Ιοι=200μΑ			0.45	- v
VOL			17,P20 to P27,P30 to P37, 57,P120 to P127,P130 to P137	lo∟=200μA(Note 2)			0.45	
Vol	LOW output voltage Xo		HIGHPOWER	IoL=1mA			2.0	v
VOL			LOWPOWER	IoL=0.5mA			2.0	- v
	LOW output voltage	voltage Xcout	HIGHPOWER	With no load applied		0		v
		voltage ACOUT	LOWPOWER	With no load applied		0		- V
VT+-VT-	Hysteresis	HOLD, RDY, TAO TBOIN to TB5IN, II ADTRG, CTS0 to C CLK0 to CLK4,TA KI0 to KI3, RxD0 to	NTo to INT5, NMI, CTS2, SCL, SDA,		0.2		1.0	v
VT+-VT-	Hysteresis	RESET			0.2		2.2	V
Ін	HIGH input current	P40 to P47,P50 to P80 to P87,P90 to	P17,P20 to P27,P30 to P37, P57,P60 to P67,P70 to P77, P97,P100 to P107,P110 to P117, 30 to P137,P140,P141, /ss, BYTE	VI=5V			5.0	μΑ
lıl	LOW input current	P40 to P47,P50 to P80 to P80 to P87,P90 to P	P17,P20 to P27,P30 to P37, P57,P60 to P67,P70 to P77, P97,P100 to P107,P110 to P117, to P137,P140,P141, ss, BYTE	VI=0V			-5.0	μA
Rpullup	Pull-up resistance	P40 to P47,P50 to P P80 to P84,P86,P87 P110 to P117,P120	17,P20 to P27,P30 to P37, 57,P60 to P67,P72 to P77, P90 to P97,P100 to P107, to P127,P130 to P137,P140,P141	VI=0V	30	50	170	kΩ
RfXIN	Feedback re	sistance XIN				1.5		MΩ
Rfxcin	Feedback re	sistance Xcin				15		MΩ
VRAM	RAM retention	on voltage		At stop mode	2.0			V

Table 1.26.9. Electrical Characteristics (Note 1)

Note 1: Referenced to Vcc=Vcc1=Vcc2=4.2 to 5.5V, Vss=0V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=24MHz unless otherwise specified. Note 2: Where the product is used at Vcc1 = 5 V and Vcc2 = 3 V, refer to the 3 V version value for the pin specified value on the Vcc2 port side.



Symbol	Parameter		Measuring condition		Standard		Unit	
0,					Min.	Тур.	Max.	Unit
		In single-chip mode, the output pins are open and other pins are	Mask ROM	f(BCLK)=24MHz, No division, PLL operation		14	20	mA
		Vss		No division, Ring oscillation		1		mA
			Flash memory	f(BCLK)=24MHz, No division, PLL operation		18	27	mA
				No division, Ring oscillation		1.8		mA
			Flash memory Program	f(BCLK)=10MHz, Vcc=5.0V		15		mA
			Flash memory Erase	f(BCLK)=10MHz, Vcc=5.0V		25		mA
Icc	Power supply current		Mask ROM	f(Xcin)=32kHz, Low power dissipation mode, ROM(Note 3)		25		μA
	(Vcc=4.0 to 5.5V)		Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM(Note 3)		25		μΑ
				f(BCLK)=32kHz Low power dissipation mode, Flash memory(Note 3)		420		μA
				Ring oscillation, Wait mode		50		μA
			Mask ROM	f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity High		7.5		μA
			Flash memory	f(BCLK)=32kHz, Wait mode(Note 2), Oscillation capacity Low		2.0		μΑ
				Stop mode, Topr=25°C		0.8	3.0	μA
Idet4	Power supply down detection	dissipation current (Note 4)		1		0.7	4	μA
Idet3	Reset area detection dissipation	on current (Note 4)				1.2	8	μA
ldet2	RAM retention limit detection of	dissipation current (Note 4)				1.1	6	μA

Table 1.26.10. Electrical Characteristics (2) (Note 1)

Note 1: Referenced to Vcc=Vcc1=Vcc2=4.2 to 5.5V, Vss=0V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=24MHz unless otherwise specified. Note 2: With one timer operated using fc32. Note 3: This indicates the memory in which the program to be executed exists. Note 4: Idet is dissipation current when the following bit is set to "1" (detection circuit enabled). Idet4: VC27 bit of VCR2 register Idet3: VC26 bit of VCR2 register Idet2: VC25 bit of VCR2 register



Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.11. External Clock Input

Symbol	Doromotor	Standard		Unit
Symbol	Symbol Parameter		Max.	Unit
tc	External clock input cycle time	62.5		ns
tw(H)	External clock input HIGH pulse width	25		ns
tw(L)	External clock input LOW pulse width	25		ns
tr	External clock rise time		15	ns
tr	External clock fall time		15	ns

Table 1.26.12. Memory Expansion Mode and Microprocessor Mode

Cumphiel	Doromotor		Standard	
Symbol	Parameter	Min.	Max.	Unit
tac1(RD-DB)	Data input access time (for setting with no wait)		(Note 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(Note 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note 3)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)	HOLD input setup time	40		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note 1: Calculated according to the BCLK frequency as follows:

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 45$$
 [ns] n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

<u>(n–0.5) X 10⁹</u> f(BCLK) – 45 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.



VCC1 = VCC2 = 5V

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.13. Timer A Input (Counter Input in Event Counter Mode)

Queen had	Devenueter	Standard		1.114
Symbol	Symbol Parameter		Max.	Unit
tc(TA)	TAin input cycle time	100		ns
tw(TAH)	TAin input HIGH pulse width	40		ns
tw(TAL)	TAin input LOW pulse width	40		ns

Table 1.26.14. Timer A Input (Gating Input in Timer Mode)

	Descenter -		Standard	
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	400		ns
tw(TAH)	TAin input HIGH pulse width	200		ns
tw(TAL)	TAin input LOW pulse width	200		ns

Table 1.26.15. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Symbol Parameter		Standard	
Symbol			Max.	Unit
tc(TA)	TAin input cycle time	200		ns
tw(TAH)	TAil input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width			ns

Table 1.26.16. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter		Standard	
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 1.26.17. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Querra ha a h	Descrite	Star	11-14	
Symbol	Parameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns

Table 1.26.18. Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Cumhal	Parameter		Standard	
Symbol			Max.	Unit
tc(TA)	TAin input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiout input setup time	200		ns
tsu(TAOUT-TAIN)	TAilN input setup time	200		ns



Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.19. Timer B Input (Counter Input in Event Counter Mode)	Table 1.26.19.	Timer B Input	(Counter Inpu	ut in Event	Counter Mode)
--	----------------	---------------	---------------	-------------	---------------

Currents of	Parameter		Standard		
Symbol			Max.	Unit	
tc(TB)	TBin input cycle time (counted on one edge)	100		ns	
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns	
tw(TBL)	TBin input LOW pulse width (counted on one edge)			ns	
tc(TB)	TBin input cycle time (counted on both edges) 200			ns	
tw(TBH)	TBiin input HIGH pulse width (counted on both edges)	80		ns	
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns	

Table 1.26.20. Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBilN input HIGH pulse width			ns
tw(TBL)	TBin input LOW pulse width			ns

Table 1.26.21. Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter		Standard	
			Max.	Unit
tc(TB)	TBiin input cycle time	400		ns
tw(TBH)	TBiln input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.26.22. A-D Trigger Input

Symbol	Symbol Parameter	Standard		Unit
Symbol	Min.	Max.	Unit	
tc(AD)	ADTRG input cycle time (trigger able minimum)			ns
tw(ADL)	ADTRG input LOW pulse width			ns

Table 1.26.23. Serial I/O

Symbol	Parameter		Standard	
Symbol	Falameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width			ns
tw(CKL)	CLKi input LOW pulse width			ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time			ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Table 1.26.24. External Interrupt INTi Input

Symbol Parameter		Standard		Unit
Symbol	Min.	Max.	Unit	
tw(INH)	INTi input HIGH pulse width			ns
tw(INL)	INTi input LOW pulse width			ns



R R

DBi

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C, CM15="1" unless otherwise specified)

Table 1.26.25.	Memory Ex	pansion and Mic	oprocessor Modes	(for setting	g with no wait)
		panolon ana mio		(101 000000	g many

Sumbol	Deverseter	Measuring condition	Standard		1.1
Symbol	Symbol Parameter Measur		Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
t h(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		0		ns
t h(WR-AD)	Address output hold time (refers to WR)		(Note 2)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
t h(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time	Figure 4 00 4		25	ns
$\mathbf{t}_{h(BCLK-ALE)}$	ALE signal output hold time	Figure 1.26.1	-4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
t h(BCLK-RD)	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
t h(BCLK-DB)	Data output hold time (refers to BCLK)		4		ns
td(DB-WR)	Data output delay time (refers to WR)				ns
t h(WR-DB)	Data output hold time (refers to WR)(Note 3)		(Note 2)		ns

Note 1: Calculated according to the BCLK frequency as follows:

<u>0.5 X 10⁹</u> f(BCLK) - 40 [ns]

Note 2: Calculated according to the BCLK frequency as follows:

0.5 X 10⁹ f(BCLK) [ns]

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up

(pull-down) resistance value.

Hold time of data bus is expressed in

 $t = -CR X \ln (1 - VOL / VCC2)$

by a circuit of the right figure.

For example, when VoL = 0.2VCC2, C = 30pF, R = $1k\Omega$, hold time of output "L" level is

$$t = -30pF X 1k\Omega X ln (1 - 0.2Vcc2 / Vcc2)$$

= 6 7ns

5.7NS.




Figure 1.26.1. Ports P0 to P10 Measurement Circuit



Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C, CM15="1" unless otherwise specified)

Table 1.26.26. Memory Expansion and Microprocessor Modes

(for 1- to 3-wait setting and e	external area access)
---------------------------------	-----------------------

Cumhal	Demonster	Measuring condition	Standard		1.1	
Symbol	Parameter	rameter		Max.	Unit	
td(BCLK-AD)	Address output delay time			25	ns	
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns	
t h(RD-AD)	Address output hold time (refers to RD)		0		ns	
th(WR-AD)	Address output hold time (refers to WR)		(Note 2)		ns	
td(BCLK-CS)	Chip select output delay time			25	ns	
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns	
td(BCLK-ALE)	ALE signal output delay time			25	ns	
th(BCLK-ALE)	ALE signal output hold time	Figure 1.26.1	-4		ns	
td(BCLK-RD)	RD signal output delay time			25	ns	
t h(BCLK-RD)	RD signal output hold time		0		ns	
td(BCLK-WR)	WR signal output delay time			25	ns	
th(BCLK-WR)	WR signal output hold time		0		ns	
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns	
t h(BCLK-DB)	Data output hold time (refers to BCLK)		4		ns	
td(DB-WR)	Data output delay time (refers to WR)		(Note 1)		ns	
t h(WR-DB)	Data output hold time (refers to WR)(Note 3)		(Note 2)		ns	

Note 1: Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40$ [ns] n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting.

Note 2: Calculated according to the BCLK frequency as follows:

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


 $t = -CR X \ln (1 - VOL / VCC2)$

by a circuit of the right figure.

For example, when VOL = 0.2VCC2, C = 30pF, R = 1k\Omega, hold time of output "L" level is

t =
$$-30$$
pF X 1k Ω X In (1 -0.2 Vcc2 / Vcc2)

= 6.7ns.





Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C, CM15="1" unless otherwise specified)

Table 1.26.27. Memory Expansion and Microprocessor Modes (for 2- to 3-wait setting, external area access and multiplex bus selection)

Symbol	Parameter		Standard		
		Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		(Note 1)		ns
t h(WR-AD)	Address output hold time (refers to WR)		(Note 1)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
t h(RD-CS)	Chip select output hold time (refers to RD)		(Note 1)		ns
th(WR-CS)	Chip select output hold time (refers to WR)		(Note 1)		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time	Figure 1.26.1		25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
$t_{d(BCLK-DB)}$	Data output delay time (refers to BCLK)			40	ns
t h(BCLK-DB)	Data output hold time (refers to BCLK)		4		ns
$t_{d(DB-WR)}$	Data output delay time (refers to WR)		(Note 2)		ns
t h(WR-DB)	Data output hold time (refers to WR)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (refers to BCLK)			25	ns
th(BCLK-ALE)	ALE signal output hold time (refers to BCLK)		- 4		ns
td(AD-ALE)	ALE signal output delay time (refers to Address)		(Note 3)		ns
th(ALE-AD)	ALE signal output hold time (refers to Adderss)		30		ns
td(AD-RD)	RD signal output delay from the end of Adress		0		ns
td(AD-WR)	WR signal output delay from the end of Adress		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Note 1: Calculated according to the BCLK frequency as follows:

0.5 X 10⁹ f(BCLK) [ns]


Note 2: Calculated according to the BCLK frequency as follows:

n is "2" for 2-wait setting, "3" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

[ns]











Figure 1.26.3. Timing Diagram (2)









Figure 1.26.5. Timing Diagram (4)









Figure 1.26.7. Timing Diagram (6)








Figure 1.26.9. Timing Diagram (8)



VCC1 = VCC2 = 5VMemory Expansion Mode, Microprocessor Mode (For 3-wait setting, external area access and multiplex bus selection) Read timing BCLK th(RD-CS) $t_{h(BCLK-CS)}$ (0.5 X tcyc)ns. td(BCLK-CS) 4ns.min 25ns.max CSi td(AD-ALE) th(ALE-AD) (0.5 X tcyc-25)ns.min 30ns.m ÷ ADi Data input Address /DB th(RD-DB) tdZ(RD-AD) tac3(RD-DB) Ons min td(BCLK-AD) tSU(DB-RD) 8ns ma td(AD-RD) th(BCLK-AD) 25ns.max (2.5 X tcyc-45)ns.max 0ns.min 40ns.min 4ns.mir ADi BHE (no mul td(BCLK-ALE) th(RD-AD) 25ns th(BCLK-ALE) (0.5 X tcyc)ns.mir AI F th(BCLK-RD) td(BCLK-RD) 0ns.min RD Write timing BCLK th(WR-CS) th(BCLK-CS) td(BCLK-CS) (0.5 X tcyc)n 4ns.min 25ns.max CSi th(BCLK-DB) td(BCLK-DB) 40ns.max 4ns.mi ADi Address Data output /DB td(AD-ALE) td(DB-WR) th(WR-DB) (0.5 X tcyc-25)ns.mir (2.5 X tcyp-40)ns.min (0.5 X tcyc)ns.min td(BCLK-AD) th(BCLK-AD) 25ns.max ns.min ADi BHF (no mu td(BCLK-ALE) th(BCLK-ALE) th(WR-AD) 25ns.ma (0.5 X tcvc)ns.min td(AD-WR) Ons.min ALE th(BCLK-WR) td(BCLK-WR) Ons.min 25ne may WR, WRL tcyc= f(BCLK) Measuring conditions VCC1=VCC2=5V • Input timing voltage : VIL=0.8V, VIH=2.0V Output timing voltage : VOL=0.4V, VOH=2.4V

Figure 1.26.10. Timing Diagram (9)



Unit

V

V

V

v

V

V

v

V

μA

μA

kΩ

MΩ

MΩ

V

Standard Symbol Parameter Measuring condition Min. Тур. Max HIGH output P00 to P07,P10 to P17,P20 to P27,P30 to P37, voltage P40 to P47,P50 to P57,P60 to P67,P72 to P77, Vон Vcc Іон=-1mA Vcc-0.5 P80 to P84, P86, P87, P90 to P97, P100 to P107, P110 to P117, P120 to P127, P130 to P137, P140, P141 Іон=-0.1mA Vcc HIGHPOWER Vcc-0.5 HIGH output voltage Xout Vон LOWPOWER Іон=-50uA Vcc-0.5 Vcc With no load applied 25 HIGHPOWER HIGH output voltage Хсоит LOWPOWER With no load applied 1.6 LOW output P00 to P07,P10 to P17,P20 to P27,P30 to P37, voltage Vol P40 to P47,P50 to P57,P60 to P67,P70 to P77, IOL=1mA 0.5 P80 to P84, P86, P87, P90 to P97, P100 to P107 P110 to P117,P120 to P127,P130 to P137,P140,P141 IoL=0.1mA 0.5 HIGHPOWER Vol LOW output voltage Хоит 0.5 LOWPOWER IoL=50uA With no load applied 0 HIGHPOWER LOW output voltage Хсоит LOWPOWER With no load applied 0 Hysteresis HOLD, RDY, TA0IN to TA4IN TB0IN to TB5IN, INTo to INT5, NMI, VT+-VT-ADTRG. CTS0 to CTS2, SCL, SDA. 02 0.8 CLKo to CLK4, TA2OUT to TA4OUT, KI0 to KI3. RxD0 to RxD2. SIN3.SIN4 VT+-VT RESET (0.7) 0.2 1.8 Hysteresis P00 to P07,P10 to P17,P20 to P27,P30 to P37, HIGH input P40 to P47,P50 to P57,P60 to P67,P70 to P77, P80 to P87,P90 to P97,P100 to P107,P110 to P117, current VI=3V 4.0 lı⊢ P120 to P127.P130 to P137.P140.P141. XIN, RESET, CNVss, BYTE P00 to P07,P10 to P17,P20 to P27,P30 to P37, P40 to P47,P50 to P57,P60 to P67,P70 to P77. LOW input current P80 to P87,P90 to P97,P100 to P107,P110 to P117, P120 to P127,P130 to P137,P140,P141, ١L VI=0V -4.0 XIN, RESET, CNVss, BYTE RPULLUP Pull-up P00 to P07,P10 to P17,P20 to P27,P30 to P37, resistance P40 to P47,P50 to P57,P60 to P67,P72 to P77, VI=0V 66 160 500 P80 to P84, P86, P87, P90 to P97, P100 to P107 P110 to P117,P120 to P127,P130 to P137,P140,P141 Rfxin Feedback resistance 3.0 XIN XCIN Rfxcin Feedback resistance 25 RAM retention voltage VRAM At stop mode 20

Table 1.26.28. Electrical Characteristics (Note)

Note : Referenced to Vcc=Vcc1=Vcc2=2.7 to 3.3V, Vss=0V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=10MHz unless otherwise specified.



Symbol	Parameter		Measuring condition		Standard			Unit
Cymbol					Min.	Тур.	Max.	
		In single-chip mode, the output pins are open and other pins are	Mask ROM	f(BCLK)=10MHz, No division		8	11	mA
		Vss		No division, Ring oscillation		1		mA
			Flash memory	f(BCLK)=10MHz, No division		8	13	mA
			No division, Ring oscillation		1.8		mA	
			Flash memory Program	f(BCLK)=10MHz, Vcc1=3.0V		12		mA
			Flash memory Erase	f(BCLK)=10MHz, Vcc1=3.0V		22		mA
Icc Power supply current		Mask ROM	f(Xcin)=32kHz, Low power dissipation mode, ROM(Note 3)		25		μA	
	(Vcc=2.7 to 3.6V)		Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM(Note 3)		25		μA
				f(BCLK)=32kHz, Low power dissipation mode, Flash memory(Note 3)		420		μA
				Ring oscillation, Wait mode		45		μA
			Mask ROM	f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity High		6.0		μA
			Flash memory	f(BCLK)=32kHz, Wait mode (Note 2), Oscillation capacity Low		1.8		μA
				Stop mode, Topr=25°C		0.7	3.0	μA
ldet4	Power supply down detection	dissipation current (Note 4)		1		0.6	4	μA
Idet3	Reset level detection dissipation	on current (Note 4)				0.4	2	μA
Idet2	RAM retention limit detection of	dissipation current (Note 4)				0.9	4	μA

Table 1.26.29. Electrical Characteristics (2) (Note 1)

Note 1: Referenced to Vcc=Vcc1=Vcc2=2.7 to 3.3V, Vss=0V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=10MHz unless otherwise specified.

Note 1: Referenced to VCc=VCc1=VCc2=2.7 to 3.3V, VSS=0V at 1 opr = -20 to 85 °C / -40 to 85 Note 2: With one timer operated using fc32. Note 3: This indicates the memory in which the program to be executed exists. Note 4: Idet is dissipation current when the following bit is set to "1" (detection circuit enabled). Idet4: VC27 bit of VCR2 register Idet3: VC26 bit of VCR2 register Idet2: VC25 bit of VCR2 register

Renesas Technology Corp.

Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.30. External Clock Input

Symbol	Parameter	Standard	Unit	
	Falanlelei	Min.	Max.	Unit
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		18	ns
tr	External clock fall time		18	ns

Table 1.26.31. Memory Expansion and Microprocessor Modes

Symbol	Parameter	Stan	dard	Unit
	Palameter	Min.	Max.	
tac1(RD-DB)	Data input access time (for setting with no wait)		(Note 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(Note 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note 3)	ns
tsu(DB-RD)	Data input setup time	50		ns
tsu(RDY-BCLK)	RDY input setup time	40		ns
tsu(HOLD-BCLK)	HOLD input setup time	50		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note 1: Calculated according to the BCLK frequency as follows:

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 60$$
 [ns] n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} = 60$$
 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.



Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.32. Timer A Input (Counter Input in Event Counter Mode)

Cumphical	Deremeter	Stan	Max.	Linit
Symbol	Symbol Parameter	Min.	Max.	Unit
tc(TA)	TAiln input cycle time	150		ns
tw(TAH)	TAin input HIGH pulse width	60		ns
tw(TAL)	TAiın input LOW pulse width	60		ns

Table 1.26.33. Timer A Input (Gating Input in Timer Mode)

Symbol		StandardMin.Max.600	l locit	
	Parameter	Min.	Max.	Unit
tc(TA)	TAiın input cycle time	600		ns
tw(TAH)	TAilN input HIGH pulse width	300		ns
tw(TAL)	TAin input LOW pulse width	300		ns

Table 1.26.34. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol Parameter	Deremeter	Stan	Max.	Lloit
	Falameter	Min.	Max.	Unit ns ns ns
tc(TA)	TAilN input cycle time	300		ns
tw(TAH)	TAiln input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 1.26.35. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	andard Max.	Unit
Symbol	Farameter	Min.	Max.	Unit
tw(TAH)	TAiın input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 1.26.36. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Deremeter	Stan	dard	l locit
Symbol	Parameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns

Table 1.26.37. Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Linit
	Farameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	2		μs
tsu(TAIN-TAOUT)	TAiout input setup time	500		ns
tsu(TAOUT-TAIN)	TAin input setup time	500		ns



Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 1.26.38. Timer B Input (Counter Input in Event Counter Mode)

Cumbal	Derometer	Star	ndard	Unit
Symbol	Parameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	150		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	160		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	160		ns

Table 1.26.39. Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Star	andard Max.	Unit
	Falameter	Min.		
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 1.26.40. Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	dard	Unit
	i didineter	Min.	Max.	Onit
tc(TB)	TBiin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 1.26.41. A-D Trigger Input

Symbol	Parameter	Standard Min. Max. 1500	Unit	
Gymbol	i arameter	Min.	Max.	Onit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1500		ns
tw(ADL)	ADTRG input LOW pulse width	200		ns

Table 1.26.42. Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
t h(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	50		ns
th(C-D)	RxDi input hold time	90		ns

Table 1.26.43. External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns



$VCC1 \ge VCC2 = 3V$

Switching Characteristics

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C, CM15="1" unless otherwise specified)

Table 1.26.44. Memor	/ Expansion, Microprocessor Modes	(for setting with no wait)

Symbol	Devementer	Measuring condition	Standard		1.1
Symbol	Parameter	weasaring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			30	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		0		ns
t h(WR-AD)	Address output hold time (refers to WR)		(Note 2)		ns
td(BCLK-CS)	Chip select output delay time			30	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time	Figure 1.26.11		30	ns
t h(BCLK-ALE)	ALE signal output hold time		-4		ns
td(BCLK-RD)	RD signal output delay time			30	ns
t h(BCLK-RD)	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			30	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
$t_{h(BCLK-DB)}$	Data output hold time (refers to BCLK)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 1)		ns
t h(WR-DB)	Data output hold time (refers to WR)(Note 3)		(Note 2)		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \text{ X } 10^9}{\text{f(BCLK)}} - 40$$
 [ns]

Note 2: Calculated according to the BCLK frequency as follows:

0.5 X 10⁹ f(BCLK) [ns]

Note 3: This standard value shows the timing when the output is off,

and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


 $t = -CR X \ln (1 - VOL / VCC2)$

by a circuit of the right figure.

For example, when VoL = 0.2Vcc2, C = 30pF, R = 1k Ω , hold time of output "L" level is


 $t = -30 \text{pF X } 1 \text{k}\Omega \text{ X } \text{ln} (1 - 0.2 \text{Vcc2} / \text{Vcc2})$

= 6.7ns.









$VCC1 \ge VCC2 = 3V$

Switching Characteristics

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C, CM15="1" unless otherwise specified)

Table 1.26.45. Memory expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)

Symbol	Parameter	Measuring condition	Standard		11
			Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			30	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		0		ns
th(WR-AD)	Address output hold time (refers to WR)		(Note 2)		ns
td(BCLK-CS)	Chip select output delay time			30	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			30	ns
th(BCLK-ALE)	ALE signal output hold time	Figure 1.26.11	-4		ns
td(BCLK-RD)	RD signal output delay time			30	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			30	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 1)		ns
t h(WR-DB)	Data output hold time (refers to WR)(Note 3)		(Note 2)		ns

Note 1: Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40$

⁴⁰ [ns] n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting.

Note 2: Calculated according to the BCLK frequency as follows:

0.5 X 10⁹ f(BCLK) [ns]

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


 $t = -CR X \ln (1 - VOL / VCC2)$

by a circuit of the right figure.

For example, when VOL = 0.2VCC2, C = 30pF, R = 1k\Omega, hold time of output "L" level is

$$t = -30pF X 1k\Omega X ln (1 - 0.2Vcc2 / Vcc2)$$

= 6.7ns.





$VCC1 \ge VCC2 = 3V$

Switching Characteristics

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C, CM15="1" unless otherwise specified)

Table 1.26.46. Memory expansion and Microprocessor Modes

Our mark and		Measuring condition	Standard		
Symbol	Parameter		Min.	Max.	Unit
$t_{d(BCLK-AD)}$	Address output delay time			50	ns
t h(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		(Note 1)		ns
t h(WR-AD)	Address output hold time (refers to WR)		(Note 1)		ns
td(BCLK-CS)	Chip select output delay time	_		50	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)	_	4		ns
th(RD-CS)	Chip select output hold time (refers to RD)		(Note 1)		ns
th(WR-CS)	Chip select output hold time (refers to WR)		(Note 1)		ns
td(BCLK-RD)	RD signal output delay time			40	ns
t h(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time	Figure 1.26.11		40	ns
t h(BCLK-WR)	WR signal output hold time		0		ns
$t_{d(BCLK-DB)}$	Data output delay time (refers to BCLK)	_		50	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)	_	4		ns
$t_{d(DB-WR)}$	Data output delay time (refers to WR)		(Note 2)		ns
t h(WR-DB)	Data output hold time (refers to WR)	_	(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (refers to BCLK)	_		40	ns
t h(BCLK-ALE)	ALE signal output hold time (refers to BCLK)	_	- 4		ns
td(AD-ALE)	ALE signal output delay time (refers to Address)		(Note 3)		ns
t h(ALE-AD)	ALE signal output hold time (refers to Adderss)		30		ns
td(AD-RD)	RD signal output delay from the end of Address		0		ns
td(AD-WR)	WR signal output delay from the end of Address		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Note 1: Calculated according to the BCLK frequency as follows:


Note 2: Calculated according to the BCLK frequency as follows:

() [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:



Electrical Characteristics (Vcc1 = Vcc2 = 3V)





Electrical Characteristics (Vcc1 = Vcc2 = 3V)






Figure 1.26.13. Timing Diagram (2)



VCC1 = VCC2 = 3VMemory Expansion Mode, Microprocessor Mode (Effective for setting with wait) BCLK RD (Separate bus) WR, WRL, WRH (Separate bus) RD (Multiplexed bus) WR, WRL, WRH (Multiplexed bus) **RDY** input tsu(RDY-BCLK) th(BCLK-RDY) (Common to setting with wait and setting without wait) BCLK tsu(HOLD-BCLK) th(BCLK-HOLD) HOLD input **HLDA** output td(BCLK-HLDA) td(BCLK-HLDA) P0, P1, P2, Hi–Z P3, P4, P50 to P52 Note: The above pins are set to high-impedance regardless of the input level of the BYTE pin, PM06 bit of PM0 register and PM11 bit of PM1 register. Measuring conditions : VCC1=VCC2=3V Input timing voltage : Determined with VIL=0.6V, VIH=2.4V Output timing voltage : Determined with VOL=1.5V, VOH=1.5V Figure 1.26.14. Timing Diagram (3)















Figure 1.26.17. Timing Diagram (6)









Figure 1.26.19. Timing Diagram (8)





Flash Memory Version

Flash Memory Performance

The flash memory version is functionally the same as the mask ROM version except that it internally contains flash memory.

The flash memory version has three modes—CPU rewrite, standard serial input/output, and parallel input/ output modes—in which its internal flash memory can be operated on.

Table 1.27.1 shows the outline performance of flash memory version (see Table 1.1.1 for the items not listed in Table 1.27.1.).

Item		Specification	
Flash memory operating mode		3 modes (CPU rewrite, standard serial I/O, parallel I/O)	
Erase block	User ROM area	See Figure 1.27.1	
	Boot ROM area	1 block (4 Kbytes) (Note 1)	
Method for pro	ogram	In units of word, in units of byte (Note 2)	
Method for era	asure	Collective erase, block erase	
Program, eras	se control method	Program and erase controlled by software command	
Protect metho	d	Protected for each block by lock bit	
Number of cor	mmands	8 commands	
Number of program and erasure		100 times	
Data Retention		10 years	
ROM code protection		Parallel I/O and standard serial I/O modes are supported.	

Table 1.27.1. Flash Memory Version Specifications

Note 1: The boot ROM area contains a standard serial I/O mode rewrite control program which is stored in it when shipped from the factory. This area can only be rewritten in parallel input/output mode. Note 2: Can be programmed in byte units in only parallel input/output mode.

Table 1.27.2. Flash Memory Rewrite Modes Overview

Flash memory	CPU rewrite mode	Standard serial I/O mode	Parallel I/O mode
rewrite mode			
Function	The user ROM area is rewrit- ten by executing software commands from the CPU. EW0 mode: Can be rewritten in any area other than the flash memory EW1 mode: Can be rewritten in the flash memory	The user ROM area is rewrit- ten by using a dedicated se- rial programmer. Standard serial I/O mode 1: Clock sync serial I/O Standard serial I/O mode 2: UART	The boot ROM and user ROM areas are rewritten by using a dedicated parallel programmer.
Areas which	User ROM area	User ROM area	User ROM area
can be rewritten			Boot ROM area
Operation	Single chip mode	Boot mode	Parallel I/O mode
mode	Memory expansion mode		
	(EW0 mode)		
	Boot mode (EW0 mode)		
ROM	None	Serial programmer	Parallel programmer
programmer			



1. Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area. Figure 1.27.1 shows the block diagram of flash momoery. The user ROM area has a 4K-byte block A, in addition to the area that stores a program for microcomputer operation during singe-chip or memory expansion mode.

The user ROM area is divided into several blocks, each of which can individually be protected (locked) against programming or erasure. The user ROM area can be rewritten in all of CPU rewrite, standard serial input/output, and parallel input/output modes. Block A is enabled for use by setting the PM1 register's PM10 bit to "1" (block A enabled, CS2 area at addresses 1000016 to 26FFF16).

The boot ROM area is located at addresses that overlap the user ROM area, and can only be rewritten in parallel input/output mode. After a hardware reset that is performed by applying a high-level signal to the CNVss and P50 pins and a low-level signal to the P55 pin, the program in the boot ROM area is executed. After a hardware reset that is performed by applying a low-level signal to the CNVss pin, the program in the user ROM area is executed (but the boot ROM area cannot be read).




Figure 1.27.1. Flash Memory Block Diagram



Boot Mode

After a hardware reset which is performed by applying a low-level signal to the P55 pin and a high-level signal to the CNVss and P50 pins, the microcomputer is placed in boot mode, thereby executing the program in the boot ROM area.

During boot mode, the boot ROM and user ROM areas are switched over by the FMR05 bit in the FMR0 register.

The boot ROM area contains a standard serial input/output mode based rewrite control program which was stored in it when shipped from the factory.

The boot ROM area can be rewritten in parallel input/output mode. Prepare an EW0 mode based rewrite control program and write it in the boot ROM area, and the flash memory can be rewritten as suitable for the system.

Functions To Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, parallel input/output mode has a ROM code protect and standard serial input/output mode has an ID code check function.

ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel input/output mode. Figure 1.27.2 shows the ROMCP register.

The ROMCP register is located in the user ROM area. The ROMCP1 bit consists of two bits. The ROM code protect function is enabled by clearing one or both of two ROMCP1 bits to "0" when the ROMCR bits are not '002,' with the flash memory thereby protected against reading or rewriting. Conversely, when the ROMCR bits are '002' (ROM code protect removed), the flash memory can be read or rewritten. Once the ROM code protect function is enabled, the ROMCR bits cannot be changed during parallel input/output mode. Therefore, use standard serial input/output or other modes to rewrite the flash memory.

• ID Code Check Function

Use this function in standard serial input/output mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFDF16, 0FFFE316, 0FFFE316, 0FFFE316, 0FFFF316, 0FFFF716, and 0FFFFB16. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.



b7 b6 b5 b4 b3 b2 b1 b0 1 1 1 1 1 1 1 1	Symbol ROMCP		when shipped 16 (Note 4)	
	Bit symbol	Bit name	Function	RW
		Reserved bit	Set this bit to "1"	RW
		Reserved bit	Set this bit to "1"	RW
		Reserved bit	Set this bit to "1"	RW
		Reserved bit	Set this bit to "1"	RW
	ROMCR	ROM code protect reset bit (Note 2, Note 4)	00: Removes protect	RW
			10: 11: Enables ROOMCP1 bit	RW
<u></u>	ROMCP1	ROM code protect level 1 set bit (Note 1, Note 3, Note 4)	00: 01: Protect enabled	RW
			10: J 11: Protect disabled	RW
ROM code protect parallel input/outp Note 2: If the ROMCR bit	ct enabled), out mode. is are set to	the flash memory is disable '002' when the ROMCR bits	DMCP1 bits are set to other than ad against reading and rewriting i s are other than '002' <u>and</u> the RC noved. However, because the RC	in DMCP

- Note 3: The ROMCP1 bits are effective when the ROMCR bits are '012,' '102,' or '112.'
- Note 4: Once any of these bits is cleared to "0", it cannot be set back to "1". If a memory block that contains the ROMCP register is erased, the ROMCP register is set to 'FF16.'

Figure 1.27.2. ROMCP Register




Figure 1.27.3. Address for ID Code Stored



CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-board without having to use a ROM programmer, etc.

In CPU rewrite mode, only the user ROM area shown in Figure 1.27.1 can be rewritten and the boot ROM area cannot be rewritten. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 1.27.3 lists the differences between Erase Write 0 (EW0) and Erase Write 1 (EW1) modes.

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
	 Memory expansion mode 	
	Boot mode	
Areas in which a	User ROM area	User ROM area
rewrite control	Boot ROM area	
program can be located		
Areas in which a	Must be transferred to any area other	Can be executed directly in the user
rewrite control	than the flash memory (e.g., RAM)	ROM area
program can be executed		
Areas which can be	User ROM area	User ROM area
rewritten		However, this does not include the area
		in which a rewrite control program
		exists
Software command	None	Program, Block Erase command
limitations		Cannot be executed on any block in
		which a rewrite control program exists
		Erase All Unlocked Block command
		Cannot be executed when the lock bit
		for any block in which a rewrite control
		program exists is set to "1" (unlocked)
		or the FMR0 register's FMR02 bit is set
		to "1" (lock bit disabled)
		Read Status Register command
		Cannot be executed
Modes after Program or	Read Status Register mode	Read Array mode
Erase		
CPU status during Auto	Operating	Hold state (I/O ports retain the state in
Write and Auto Erase		which they were before the command
		was executed) ^(Note)
Flash memory status	 Read the FMR0 register's FMR00, 	Read the FMR0 register's FMR00,
detection	FMR06, and FMR07 bits in a	FMR06, and FMR07 bits in a program
	program	
	 Execute the Read Status Register 	
	command to read the status	
	register's SR7, SR5, and SR4 flags.	
Noto: Make sure no interr	upts (except NMI and watchdog timer i	nterrupte) and DMA transfers will easur

Table 1.27.3. EW0 Mode and EW1 Mode

Note: Make sure no interrupts (except NMI and watchdog timer interrupts) and DMA transfers will occur.



• EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR0 register's FMR01 bit to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected. The FMR01 bit can be set to "1" by writing "0" and then "1" in succession. Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

• EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (by writing "0" and then "1" in succession) after setting the FMR01 bit to "1" (by writing "0" and then "1" in succession).

Read the FMR0 register to check the status of program or erase operation at completion. The status register cannot be read during EW1 mode.



Figure 1.27.4 shows the FIDR, FMR0 and FMR1 registers.

FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is "0" when the Program, Erase, or Lock Bit program is running; otherwise, the bit is "1".

FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode). During boot mode, make sure the FMR05 bit also is "1" (user ROM area access).

FMR02 Bit

The lock bit set for each block can be disabled by setting the FMR02 bit to "1" (lock bit disabled). (Refer to the description of the data protect function.) The lock bits set are enabled by setting the FMR02 bit to "0". The FMR02 bit only disables the lock bit function and does not modify the lock bit data (lock bit status flag). However, if the Erase command is executed while the FMR02 bit is set to "1", the lock bit data changes state from "0" (locked) to "1" (unlocked) after Erase is completed.

FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. The internal flash memory is disabled against access by setting the FMSTP bit to "1". Therefore, the FMSTP bit must be written to by a program in other than the flash memory.

In the following cases, set the FMSTP bit to "1":

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))
- When entering low power mode or ring low power mode

Figure 1.27.7 shows a flow chart to be followed before and after entering low power mode.

Note that when going to stop or wait mode, the FMR0 register does not need to be set because the power for the internal flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

FMR05 Bit

This bit switches between the boot ROM and user ROM areas during boot mode. Set this bit to "0" when accessing the boot ROM area (for read) or "1" (user ROM access) when accessing the user ROM area (for read, write, or erase).

FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to "1" when a program error occurs; otherwise, it is cleared to "0". For details, tefer to the description of the full status check.

FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to "1" when an erase error occurs; otherwise, it is cleared to "0". For details, tefer to the description of the full status check.

Figure 1.27.5 and 1.27.6 show the setting and resetting of EW0 mode and EW1 mode, respectively.

FMR11 Bit

Setting this bit to "1" places the microcomputer in EW1 mode.

FMR16 Bit


This is a read-only bit indicating the execution result of the Read Lock Bit Status command.



Γ

	Bit symbol	Bit name	Function	RW
	FIDR0	Flash module type	b1 b0 0 0: M16C/62N, M3062GF8N type flash module	RO
	FIDR1	identification value	1 0: M16C/62P type flash module 1 1: M16C/62M, M16C/62A type flash module	RO
	(b7-b2)	Nothing is assigned.	When read, their contents are indeterminate.	
	fies on-chip fl		C/62 group. Note, however, no chip version is k	nown
(1) Write FF16 to F (2) Read FIDR reg (3) Check two low Make sure no acc the above two ins Flash memory contr	ister order bits of r ess to externa tructions no. 1	al memories or other SF and no. 2.	Rs or no interrupts or DMA transfers will occur t	etwee
b7 b6 b5 b4 b3 b2 b1 b	Sym FM		After reset XX0000012	
	Bit symbol	Bit name	Function	RW
	FMR00	RY/BY status flag	0: Busy (being written or erased) 1: Ready	RC
	- FMR01	CPU rewrite mode sel (Note 1)	,	RW
· · · · · · · · · · · · · · · · · · ·	- FMR02	Lock bit disable select (Note 2)	bit 0: Inables lock bit 1: Disables lock bit	RW
L	- FMSTP	Flash memory stop bit (Note 3, Note 5))	0: Enables flash memory operation 1: Stops flash memory operation (placed in low power mode, flash memory initialized)	RW
	(b4)	Reserved bit	Must always be set to "0"	RW
L	. FMR05	User ROM area select (Note 3) (Effective in only boot	1: User ROM area is accessed	RW
L	FMR06	Program status flag (N	lote 4) 0: Terminated normally 1: Terminated in error	RC
L	FMR07	Erase status flag (Note	e 4) 0: Terminated normally 1: Terminated in error	RC
will occur defor	when the NI her than the o "1", write "(flash memory.)" and then "1" in suc ers will occur before v		
a program in of Note 2: To set this bit t interrupts or no Note 3: Write to this bit Note 4: This flag is clea Note 5: Effective when can be set to "1 nor initialized. Note 6: This status incl Flash memory contr	from a prog ared to "0" by the FMR01 " by writing udes writing rol register	r executing the Clear bit = 1 (CPU rewrite r '1" in a program, the or reading with the L 1 Address	node). If the FMR01 bit = 0, although the FI lash memory is neither placed in low powe ock Bit Program or Read Lock Bit Status co After reset	r mode
a program in of Note 2: To set this bit t interrupts or no Note 3: Write to this bit Note 4: This flag is clee Note 5: Effective when can be set to " nor initialized. Note 6: This status incl Flash memory contr	from a prog ared to "0" by the FMR01 " by writing ' udes writing ol register Sym FM	r executing the Clear bit = 1 (CPU rewrite r '1" in a program, the or reading with the L or reading with the L Address R1 01B516	node). If the FMR01 bit = 0, although the FI lash memory is neither placed in low powe ock Bit Program or Read Lock Bit Status co After reset 0X00XX0X2	r mode
a program in of Note 2: To set this bit to interrupts or no Note 3: Write to this bit Note 4: This flag is clea Note 5: Effective when can be set to "1 nor initialized. Note 6: This status incl Flash memory contri b7 b6 b5 b4 b3 b2 b1 b	from a prog ared to "0" by the FMR01 " by writing " udes writing col register FM Bit symbol	r executing the Clear bit = 1 (CPU rewrite r '1" in a program, the or reading with the L 1 Address	node). If the FMR01 bit = 0, although the FI lash memory is neither placed in low powe ock Bit Program or Read Lock Bit Status co After reset	r mode mman
a program in of Note 2: To set this bit to interrupts or no Note 3: Write to this bit Note 4: This flag is clea Note 5: Effective when can be set to "1 nor initialized. Note 6: This status incl Flash memory contri b7 b6 b5 b4 b3 b2 b1 b	from a prog ared to "0" by the FMR01 " by writing ' udes writing ol register - Sym FM Bit symbol - (b)	r executing the Clear rit = 1 (CPU rewrite r 1'' in a program, the to or reading with the Li 1 1 1 1 1 1 1 1 1 1 1 1 1	hode). If the FMR01 bit = 0, although the FI lash memory is neither placed in low powe bock Bit Program or Read Lock Bit Status co After reset 0X00XX0X2 Function The value in this bit when read is indeterminate.	r mode mman RW RC
a program in of Note 2: To set this bit t interrupts or no Note 3: Write to this bit Note 4: This flag is clee Note 5: Effective when can be set to "1 nor initialized. Note 6: This status incl	from a prog ared to "0" by the FMR01 " by writing " udes writing col register FM Bit symbol	r executing the Clear rit = 1 (CPU rewrite r '1" in a program, the ' or reading with the L 1 bol Address R1 01B516 Bit name Reserved bit EW1 mode select bit (Note)	hode). If the FMR01 bit = 0, although the FI lash memory is neither placed in low powe bock Bit Program or Read Lock Bit Status co After reset 0X00XX0X2 Function The value in this bit when read is indeterminate. 0: EW0 mode 1: EW1 mode	r mode mman
a program in of Note 2: To set this bit t interrupts or no Note 3: Write to this bit Note 4: This flag is clee Note 5: Effective when can be set to "1 nor initialized. Note 6: This status incl	from a prog ared to "0" by the FMR01 " by writing ' udes writing ol register - Sym FM Bit symbol - (b)	r executing the Clear pit = 1 (CPU rewrite r '1" in a program, the ' or reading with the L 1 bol Address R1 01B516 Bit name Reserved bit EW1 mode select bit (hode). If the FMR01 bit = 0, although the FI lash memory is neither placed in low powe bock Bit Program or Read Lock Bit Status co After reset 0X00XX0X2 Function The value in this bit when read is indeterminate. 0: EW0 mode	r mode mman RW RC
a program in of Note 2: To set this bit to interrupts or no Note 3: Write to this bit Note 4: This flag is clee Note 5: Effective when can be set to "1 nor initialized. Note 6: This status incl	from a prog ared to "0" by the FMR01 " by writing " udes writing col register " Sym FM Bit symbol (b0) - FMR11 - (b3-b2) - (b5-b4)	r executing the Clear rit = 1 (CPU rewrite r '1' in a program, the ' or reading with the L 1 bol Address R1 01B516 Bit name Reserved bit EW1 mode select bit (Note) Reserved bit Reserved bit	hode). If the FMR01 bit = 0, although the FI lash memory is neither placed in low powe bock Bit Program or Read Lock Bit Status co After reset 0X00XX0X2 Function The value in this bit when read is indeterminate. 0: EW0 mode 1: EW1 mode The value in this bit when read is indeterminate. Must always be set to "0"	RW RV
a program in of Note 2: To set this bit to interrupts or no Note 3: Write to this bit Note 4: This flag is clee Note 5: Effective when can be set to "1 nor initialized. Note 6: This status incl	from a prog ared to "0" by the FMR01 " by writing ' udes writing ol register - Sym - Bit symbol - (b0) - FMR11 - (b3-b2) 	r executing the Clear pit = 1 (CPU rewrite r "1" in a program, the or reading with the L 1 abol Address R1 01B516 Bit name Reserved bit EW1 mode select bit (Note) Reserved bit	hode). If the FMR01 bit = 0, although the FI lash memory is neither placed in low powe bock Bit Program or Read Lock Bit Status co After reset 0X00XX0X2 Function The value in this bit when read is indeterminate. 0: EW0 mode 1: EW1 mode The value in this bit when read is indeterminate.	RW RW RC RW

Figure 1.27.4. FIDR Register and FMR0 and FMR1 Registers







Figure 1.27.5. Setting and Tesetting of EW0 Mode



EW1 mode operation procedure Program in ROM Single-chip mode (Note 1) Set CM0, CM1, and PM1 registers (Note Set the FMR01 bit by writing "0" and then "1" (CPU rewrite mode enabled) Set the FMR11 bit by writing "0" and then "1" (EW1 mode) (Note 3) Execute software commands Write "0" to the FMR01 bit (CPU rewrite mode disabled) Note 1: In EW1 mode, do not set the microcomputer in memory expansion or boot mode. Note 2: Select 10 MHz or less for CPU clock using the CM0 register's CM06 bit and CM1 register's CM17 to 6 bits. Also, set the PM1 register's PM17 bit to "1" (with wait state). Note 2: To set the FMR01 bit to "1", write "0" and then "1" in succession. Make sure no interrupts or no DMA transfers will occur before writing "1" after writing "0". Write to the FMR01 bit from a program in other than the flash memory. Also write only when the NMI pin is "H" level.

Figure 1.27.6. Setting and Resetting of EW1 Mode








Figure 1.27.7. Processing Before and After Low Power Sissipation Mode



Precautions on CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

(1) Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for BCLK using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, set the PM17 bit in the PM1 register to "1" (with wait state).

(2) Instructions to Prevent from Using

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

(3) Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a \overline{NMI} or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

• The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a NMI interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

(4) How to Access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing "1" after writing "0". Also only when $\overline{\text{NMI}}$ pin is "H" level.

(5) Writing in the User ROM Space

EW0 Mode

 If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

EW1 Mode

• Avoid rewriting any block in which the rewrite control program is stored.



(6) DMA Transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

(7) Writing Command and Data

Write the command code and data at even addresses.

(8) Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

(9) Stop Mode

When shifting to stop mode, the following settings are required:

• Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).

• Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program BSET 0, CM1 ; Stop mode JMP.B L1

L1:

Program after returning from stop mode

(10) Low Power Dissipation Mode and Ring Oscillator Low Power Dissipation Mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program



Software Commands

Software commands are described below. The command code and data must be read and written in 16bit units, to and from even addresses in the user ROM area. When writing command code, the 8 highorder bits (D1t–D8) are ignored.

Table 1.27.4. Software Commands

		First bus cycle	e	Second bus cycle			
Command	Mode	Address	Data (Do to D7)	Mode	Address	Data (Do to D7)	
Read array	Write	X	xxFF16				
Read status register	Write	Х	xx70 16	Read	Х	SRD	
Clear status register	Write	X	xx50 16				
Program	Write	WA	xx40 16	Write	WA	WD	
Block erase	Write	Х	xx2016	Write	BA	xxD016	
Erase all unlocked block ^(Note)	Write	Х	XXA7 16	Write	Х	xxD016	
Lock bit program	Write	BA	xx77 16	Write	BA	xxD016	
Read lock bit status	Write	X	xx71 16	Write	BA	xxD016	

Note: It is only blocks 0 to 12 that can be erased by the Erase All Unlocked Block command. Block A cannot be erased. Use the Block Erase command to erase block A.

SRD: Status register data (D7 to D0)

WA: Write address (Make sure the address value specified in the the first bus cycle is the same even address as the write address specified in the second bus cycle.)

WD: Write data (16 bits)

BA: Uppermost block address (even address, however)

X: Any even address in the user ROM area

x: High-order 8 bits of command code (ignored)

Read Array Command (FF16)

This command reads the flash memory.

Writing 'xxFF16' in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 16-bit units.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

Read Status Register Command (7016)

This command reads the status register.

Write 'xx7016' in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to "Status Register.") When reading the status register too, specify an even address in the user ROM area.

Do not execute this command in EW1 mode.



Clear Status Register Command (5016)

This command clears the status register to "0".

Write 'xx5016' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be cleared to "0".

Program Command (4016)

This command writes data to the flash memory in 1 word (2 byte) units.

Write 'xx4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.


Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.

Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to "Full Status Check.")

Each block can be protected against programming by a lock bit. (Refer to "Data Protect Function.") Writing over already programmed addresses is inhibited.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.





Block Erase

Write 'xx2016' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and an auto erase operation (erase and verify) will start. Check the FMR0 register's FMR00 bit to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasiing is completed.

Check the FMR0 register's FMR07 bit after auto erasing has finished, and the result of auto erasing can be known. (Refer to "Full Status Check.")

Figure 1.27.9 shows an example of a block erase flowchart.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function.") Writing over already programmed addresses is inhibited.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.




Figure 1.27.9. Block Erase Command



Erase All Unlocked Block

Write 'xxA716' in the first bus cycle and write 'xxD016' in the second bus cycle, and all blocks except block A will be erased successively, one block at a time.

Check the FMR0 register's FMR00 bit to see if auto erasing has finished. The result of the auto erase operation can be known by inspecting the FMR0 register's FMR07 bit.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function.")

In EW1 mode, do not execute this command when the lock bit for any block = 1 (unlocked) in which the rewrite control program is stored, or when the FMR0 register's FMR02 bit = 1 (lock bit disabled).

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.

Note that only blocks 0 to 12 can be erased by the Erase All Unlocked Block command. Block A cannot be erased. Use the Block Erase command to erase block A.

Lock Bit Program Command (7716/D016)


This command sets the lock bit for a specified block to "0" (locked).

Write 'xx7716' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is cleared to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

Figure 1.27.10 shows an example of a lock bit program flowchart. The lock bit status (lock bit data) can be read using the Read Lock Bit Status command.

Check the FMR0 register's FMR00 bit to see if writing has finished.

For details about the lock bit function, and on how to set the lock bit to "1", refer to "Data Protect Function."





Read Lock Bit Status Command (7116)

This command reads the lock bit status of a specified block.

Write 'xx7116' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit status of the specified block is stored in the FMR1 register's FMR16 bit. Read the FMR16 bit after the FMR0 register's FMR00 bit is set to "1" (ready).

Figure 1.27.11 shows an example of a read lock bit status flowchart.




Figure 1.27.11. Read Lock Bit Status Command



Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is effective when the FMR02 bit = 0 (lock bit enabled). The lock bit allows each block to be individually protected (locked) against programming and erasure. This helps to prevent data from inadvertently written to or erased from the flash memory. The following shows the relationship between the lock bit and the block status.

- When the lock bit = 0, the block is locked (protected against programming and erasure).
- When the lock bit = 1, the block is not locked (can be programmed or erased.

The lock bit is cleared to "0" (locked) by executing the Lock Bit Program command, and is set to "1" (unlocked) by erasing the block. The lock bit cannot be set to "1" by a command. The lock bit status can be read using the Read Lock Bit Status command

The lock bit function is disabled by setting the FMR02 bit to "1", with all blocks placed in an unlocked state. (The lock bit data itself does not change state.) Setting the FMR02 bit to "0" enables the lock bit function (lock bit data retained).

If the Block Erase or Erase All Unlocked Block command is executed while the FMR02 bit = 1, the target block or all blocks are erased irrespective of how the lock bit is set. The lock bit for each block is set to "1" after completion of erasure.

For details about the commands, refer to "Software Commands."

Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR0 register's FMR00, FMR06, and FMR07 bits.

Table 1.27.5 shows the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given even address in the user ROM area is read after writing the Read Status Register command
- (2) When a given even address in the user ROM area is read after executing the Program, Block Erase, Erase All Unlocked Block, or Lock Bit Program command but before executing the Read Array command.

Sequencer Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming, auto erase, and lock bit write, and is set to "1" (ready) at the same time the operation finishes.

Erase Status (SR5 and FMR07 Bits)

Refer to "Full Status Check."

Program Status (SR4 and FMR06 Bits)

Refer to "Full Status Check."



Table 1.27.5. Status Register

Status register	FMR0 register	Status name		itents	Value after
bit	bit		"0"	"1"	reset
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	-	-	
SR0 (D0)		Reserved	-	-	

• Do to D7: Indicates the data bus which is read out when the Read Status Register command is executed.

• The FMR07 bit (SR5) and FMR06 bit (SR4) are cleared to "0" by executing the Clear Status Register command.

• When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program, Block Erase, Erase All Unlocked Block, and Lock Bit Program commands are not accepted.



Full Status Check

When an error occurs, the FMR0 register's FMR06 to FMR07 bits are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 1.27.6 lists errors and FMR0 register status. Figure 1.27.12 shows a full status check flowchart and the action to be taken when each error occurs.

FRM00) register				
(status register)					
sta	atus	Error	Error occurance condition		
FMR07	FMR06				
(SR5)	(SR4)				
1	1	Command	When any command is not written correctly		
		sequence error	• When invalid data was written other than those that can be writ-		
			ten in the second bus cycle of the Lock Bit Program, Block Erase,		
			or Erase All Unlocked Block command (i.e., other than 'xxD016' or		
			'xxFF16') (Note 1)		
1	0	Erase error	When the Block Erase command was executed on locked blocks		
			(Note 2)		
			When the Block Erase or Erase All Unlocked Block command		
			was executed on unlocked blocks but the blocks were not auto-		
			matically erased correctly		
0	1	Program error	When the Block Erase command was executed on locked blocks		
			(Note 2)		
			When the Program command was executed on unlocked blocks		
			but the blocks were not automatically programmed correctly.		
			When the Lock Bit Program command was executed but not pro-		
			grammed correctly		






Figure 1.27.12. Full Status Check and Handling Procedure for Each Error



Standard Serial I/O Mode

In standard serial input/output mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer suitable for the M16C/62P group. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer.

Table 1.27.7 lists pin functions (flash memory standard serial input/output mode). Figures 1.27.13 to 1.27.15 show pin connections for serial input/output mode.

ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match. (Refer to the desctiption of the functions to inhibit rewriting flash memory version.)




Table 1.27.7.	. Pin Functions (Flash Memory Standard Serial I/O Mode)
---------------	---


Pin	Name	I/O	Description
Vcc,Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0 V to Vss pin.
CNVss	CNVss	I	Connect to Vcc pin.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input a 20 cycle or longer clock to XIN pin.
Xin	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin
Хоит	Clock output	0	and open XOUT pin.
BYTE	BYTE	I	Connect this pin to Vcc or Vss.
AVcc, AVss	Analog power supply input		Connect AVss to Vss and AVcc to Vcc, respectively.
Vref	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P00 to P07	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	Input "H" or "L" level signal or open.
P20 to P27	Input port P2	Ι	Input "H" or "L" level signal or open.
P30 to P37	Input port P3	I	Input "H" or "L" level signal or open.
P40 to P47	Input port P4	I	Input "H" or "L" level signal or open.
P51 to P54, P56, P57	Input port P5	I	Input "H" or "L" level signal or open.
P50	CE input	I	Input "H" level signal.
P55	EPM input	I	Input "L" level signal.
P60 to P63	Input port P6	I	Input "H" or "L" level signal or open.
P64	BUSY output	0	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Monitors the boot program operation check signal output pin.
P65	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Input "L".
P66	RxD input	I	Serial data input pin
P67	TxD output	0	Serial data output pin (Note 1)
P70 to P77	Input port P7	I	Input "H" or "L" level signal or open.
P80 to P84, P86, P87	Input port P8	I	Input "H" or "L" level signal or open.
P85	NMI input	I	Connect this pin to Vcc.
P90 to P97	Input port P9	I	Input "H" or "L" level signal or open. (Note 2)
P100 to P107	Input port P10	I	Input "H" or "L" level signal or open. (Note 2)
P110 to P117	Input port P11	I	Input "H" or "L" level signal or open. (Note 2)
P120 to P127	Input port P12	I	Input "H" or "L" level signal or open. (Note 2)
P130 to P137	Input port P13	I	Input "H" or "L" level signal or open. (Note 2)
P140 to P147	Input port P14	I	Input "H" or "L" level signal or open. (Note 2)

Note 1: When using standard serial input/output mode 1, the TxD pin must be held high while the RESET pin is pulled low. Therefore, connect this pin to Vcc via a resistor. Because this pin is directed for data output after reset, adjust the pull-up resistance value in the system so that data transfers will not be affected.

Note 2: Available in only the 128-pin version.














Figure 1.27.14. Pin Connections for Serial I/O Mode (2)




Figure 1.27.15. Pin Connections for Serial I/O Mode (3)



Flash Memory

Example of Circuit Application in the Standard Serial I/O Mode

Figure 1.27.16 and 1.27.17 show example of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the user's manual for serial writer to handle pins controlled by a serial writer.





Figure 1.27.16. Circuit Application in Standard Serial I/O Mode 1



Flash Memory





Flash Memory

Parallel I/O Mode

In parallel input/output mode, the user ROM and boot ROM areas can be rewritten by using a parallel programmer suitable for the M16C/62P group. For more information about parallel programmers, contact the manufacturer of your parallel programmer. For details on how to use, refer to the user's manual included with your parallel programmer.

User ROM and Boot ROM Areas

In the boot ROM area, an erase block operation is applied to only one 4 Kbyte block. The boot ROM area contains a standard serial input/output mode based rewrite control program which was written in it when shipped from the factory. Therefore, when using a serial programmer, be careful not to rewrite the boot ROM area.

When in parallel output mode, the boot ROM area is located at addresses 0FF00016 to 0FFFF16. When rewriting the boot ROM area, make sure that only this address range is rewritten. (Do not access other than the addresses 0FF00016 to 0FFFF16.)

ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten. (Refer to the description of the functions to inhibit rewriting flash memory version.)



ЫШ

Max

3.05

0.2

0.4

0.2

14.2

20.2

17.1


23.1

0.8


0.13 0.1


10°

Package Outline



(MMP) 100P6Q-A








Under development Preliminary Specifications Rev.1.0 Specifications in this manual are tentative and subject to change.

Package Outline

(MMP) 128P6Q-A





Differences Between M16C/62P and M16C/62A

Differences in Mask ROM Version and Flash Memory Version (1) (Note)

Item	M16C/62P	M16C/62A
Shortest instruction execution time	41.7ns (f(BCLK)=24MH z, Vcc1=3.0 to 5.5V) 100ns (f(BCLK)=10MH z, Vcc1=2.7 to 5.5V)	62.5ns (f(XIN)=16MHz, Vcc=4.2V to 5.5V) 100ns (f(XIN)=10MHz, Vcc=2.7V to 5.5V with software one-wait)
Supply voltage	Vcc1=3.0 to 5.5V, Vcc2=3.0V to Vcc1 (f(BCLK)=24MHz) Vcc1=Vcc2=2.7 to 5.5V (f(BCLK)=10MHz)	 4.2V to 5.5V (f(XIN)=16MHz, without software wait) 2.7V to 5.5V (f(XIN)=10MHz, with software one-wait)
I/O power supply	Double (Vcc1, Vcc2)	Single (Vcc)
Package	100-pin, 128-pin plastic mold QFP	80-pin, 100-pin plastic mold QFP
Voltage detection circuit	Built-in Vdet2, Vdet3, Vdet4 detect Power supply voltage down detect interrupt Hardware reset 2	None
Clock Generating Circuit	PLL, XIN, XCIN, ring oscillator Main clock division rate when main clock is stopped: Divide-by-8 frequency XIN drive capacity when main clock is stopped: HIGH	XIN, XCIN Main clock division rate when main clock is stopped: No change XIN drive capacity when main clock is stopped: No change
System clock protective function	Built-in	None (protected by protect register)
Oscillation stop, re-oscillation detection function	Built-in	None
Low power consumption	18mA (Vcc1=Vcc2=5V, f(BCLK)=24MHz) 8mA (Vcc1=Vcc2=3V, f(BCLK)=10MHz) 1.8μA (Vcc1=Vcc2=3V, f(XcIN)=32kHz, when wait mode)	32.5mA (Vcc=5V, f(XIN)=16MHz) 8.5mA (Vcc=3V, f(XCIN)=10MHz with software one-wait) 0.9μA (Vcc=3V, f(XCIN)=32kHz, when wait mode)
Memory area	Memory area expandable (4 Mbytes)	1 Mbytes fixed
External device connect area	0400016-07FFF16(PM13=0) 0800016-0FFF16(PM10=0) 1000016-26FFF16 2800016-7FFF16 8000016-CFFFF16(PM13=0) D000016-FFFF16(Microprocessor mode)	0400016–05FFF16(PM13=0) 0600016–CFFFF16 D000016–FFFFF16(Microprocessor mode)
Upper address in memory expansion mode and microprocessor mode	P40 to P43 (A16 to A19), P34 to P37 (A12 to A15) : Switchable between address bus and port	P40 to P43 (A16 to A19) : Switchable between address bus and port
Access to SFR	Variable (1 to 2 waits)	1 wait fixed
Software wait to external area	Variable (0 to 3 waits)	Variable (0 to 1 wait)
Protect	Can be set for PM0, PM1, PM2, CM0, CM1, CM2, PLC0, INVC0, INVC1, PD9, S3 C, S4C, TB2SC, PCLKR, VCR2, D4INT registers	Can be set for PM0, PM1, CM0, CM1, PD9, S3C, S4C registers
Watchdog timer	Watchdog timer Watchdog timer interrupt or watchdog timer reset is selected Watchdog timer Count source protective mode is available No count source	
Address match interrupt	4	2

Note: About the details and the electric characteristics, refer to data sheet.

Differences in Mask ROM version and Flash memory version (2) (Note)

Item	M16C/62P	M16C/62A		
Timers A, B count source	Selectable: f1, f2, f8, f32, fC32	Selectable: f1, f8, f32, fC32		
Timer A two-phase pulse signal processing	Z-phase (counter reset) input is available	No Z-phase (counter reset input		
Timer functions for three-phase motor control	Function protect by protect register Count source is selectable: f1, f2, f8, f32, fC32 Dead time timer count source is selectable: f1, f1 divided by 2, f2, f2 divided by 2 Output polarity is selectable Carrier wave phase detectable Three-phase output port NMI control	No function protect by protect register Count source is selectable: f1, f8, f32, fC32 Dead time timer count source is fixed at f1/2		
Serial I/O (UART0 to UART2)	(UART, clock synchronous, I ² C bus, IE bus) x 3	(UART, clock synchronous,) x 2 (UART, clock synchronous, IIC bus, IE bus) x 1		
UART0 to UART2, SI/O3, SI/O4 count source	Selectable: f1SIO, f2SIO, f8SIO, f32SIO	Selectable: f1, f8, f32		
Serial I/O RTS timing	Assert low when receive buffer is read	Assert low when reception is completed		
CTS/RTS separate function	Have	None		
UART2 data transmit timing	After data was written, transfer starts at the 2nd BRG overflow timing (same as UART0 and UART1)	After data was written, transfer starts at the 1st BRG overflow timing (Output starts one cycle of BRG overflow earlier than UART0 and UART1)		
Serial I/O sleep function	None	Have		
Serial I/O I ² C mode	Start condition, stop condition: Auto-generationable	Start condition, stop condition: Not auto-generationable		
Serial I/O I ² C mode SDA delay	Only digital delay is selected as SDA delay SDA digital delay count source: BRG	Analog or digital delay is selected as SDA delay SDA digital delay count source: 1/ f(XIN)		
SI/O3, SI/O4 clock polarity selection	Selectable	Not selectable		
A-D converter	10 bits X 8 channels Expandable up to 26 channels	10 bits X 8 channels Expandable up to 10 channels		
A-D converter operation clock	Selectable: fAD, fAD divided by 2, 3, 4, 6, 12	Selectable: fAD, fAD/2, fAD/4		
A-D converter input pin	Selectable: ports P0, P2, P10	Fixed at port P10		

Note: About the details and the electric characteristics, refer to data sheet.



Differences in Flash memory version(Note)

Item	M16C/62P	M16C/62A	
User ROM blocks	14 blocks: 4 Kbytes x 3, 8 Kbytes x 3, 32 Kbytes x1, 64 Kbytes x 7 (Flash memory: max. 512 Kbytes)	7 blocks: 8 Kbytes x 2, 16 Kbytes x1, 32 Kbytes x 1, 64 Kbytes x 3 (Flash memory: max. 256 Kbytes)	
Program manner	Word	Page	
Program command (software command)	Page program command: none Program command: have (program method: in units of word, in units of byte)	Page program command: have Program command: none (program method: in units of page)	
Block status after program function	Have	None	
CPU rewrite mode	EW1 mode is available	No EW1 mode	

Note: About the details and the electric characteristics, refer to data sheet.



Register Index

A

AD0 to AD7 **192** ADCON0 **191** ADCON1 **191** ADCON2 **192** AIER 92 AIER2 92

С

CM0 53 CM1 54 CM2 55 CPSRF 111, 124 CRCD 208 CRCIN 208 CSE 40 CSR 34

D

D4INT 25 DA0 207 DA1 207 DACON 207 DAR0 101 DAR1 101 DBR 44 DM0CON 100 DM1CON 100 DM1SL 100 DTT 133

F

FIDR **268** FMR0 **268**

I

ICTB2 **134** IDB0 **133** IDB1 **133** IFSR 89 IFSR2A 89

INVC0 131 INVC1 132 0 ONSF 111 Ρ P0 to P13 217 PC14 218 PCLKR 56 PCR 220 PD0 to PD13 216 PLC0 57 PM0 30 PM1 31 PM2 56 PRCR 74 PUR0 to PUR2 219 PUR3 218 R RMAD0 to RMAD3 92

S

 S3BRG
 185

 S3C
 185

 S3TRR
 185

 S4BRG
 185

 S4C
 185

 S4TRR
 185

 SAR0
 101

 SAR1
 101

ROMCP 264

Т

TA0 to TA4 **110** TA0MR to TA4MR **109** TA1 **134** TA11 **134** TA1MR **136** TA2 **134** TA21 **134**



development Preliminary Specifications Rev.1.0 Specifications in this manual are tentative and subject to change.

Register Index

TA2MR 136 TA4 134 TA41 134 TA4MR 136 TABSR 110, 124, 135 TB0 to TB5 124 TB0MR to TB5MR 123 TB2 135 TB2MR 136 TB2SC 134 TBSR 124 TCR0 101 TCR1 101 TRGSR 111, 135 U U0BRG to U2BRG 142

U0C0 to U2C0 143 U0C1 to U2C1 144 U0MR to U2MR 143 U0RB to U2RB 142 U0SMR to U2SMR 145 U0SMR2 to U2SMR2 146 U0SMR3 to U2SMR3 146 U0SMR4 to U2SMR4 147 U0TB to U2TB 142 UCON 145 UDF 110

V

VCR1 25 VCR2 25

W

WDC 24, 96 WDTS 96

REVISION HISTORY

M16C/62P GROUP DATA SHEET

Rev.	Date		Description
		Page	Summary
Rev. 1.0	Date Jan/31/Y03 (Continued)	$\begin{array}{c}1\\2\\5\\5\\11\\20\\21\\22\\24\\25\\26\\27\\30\\31\\39\\41\\43\\44\\53\\54\\55\\7\\60\\61\\62\\63\\64\\65\\68\\9\\70\\71\\77\\8\\89\\99\\100\\103\\104\\105\\109\\115\end{array}$	Summary Applications are partly revised. Table 1.1.1 is partly revised. Table 1.1.2 is partly revised. Explanation of "Memory" is partly revised. Explanation of "Hardware Reset 1" is partly revised. Figure 1.5.1 is partly revised. Figure 1.5.2 is partly revised. Figure 1.5.4 is partly revised. Figure 1.5.6 is partly revised. Figure 1.5.6 is partly revised. Figure 1.5.1 is partly revised. Figure 1.5.2 is partly revised. Figure 1.5.3 is partly revised. Figure 1.5.4 is partly revised. Figure 1.5.2 is partly revised. Figure 1.5.3 is partly revised. Figure 1.5.4 is partly revised. Figure 1.7.5 is partly revised. Figure 1.7.6 is partly revised. Figure 1.7.7 is partly revised. Explanation of "4 Mbyte Mode" is partly revised. Notes 2 and 5 in Figure 1.9.3 is partly revised. Figure 1.9.4 is partly revised. Explanation of "CPU Clock and BCLK" is partly revised. Explanation of "LOw-Speed Mode" is partly revised. Explanation of "System Clock Protective Function" is partly revised. Figure 1.9.3 is partly revised. <td< td=""></td<>
		109	Figure 1.14.3 is partly revised.



REVISION HISTORY

M16C/62P GROUP DATA SHEET

Rev.	Date		Description
		Page	Summary
1.0	Jan/31/Y03	124	Figure 1.15.3 is partly revised.
	(Continued)	128	Figure 1.15.7 is partly revised.
	``````````````````````````````````````	128	Figure 1.15.8 is partly revised.
		130	Figure 1.16.1 is partly revised.
		132	Figure 1.16.3 is partly revised.
		134	Note 7 is added to TAi, TAi1 Register in Figure 1.16.5.
		137	Figure 1.16.8 is partly revised.
		146	UiSMR2 Register in Figure 1.17.7 is partly revised.
		163	Figure 1.20.1 is partly revised.
		164, 165	
		169	Figure 1.20.4 is partly revised.
		169	Explanation of "Arbitration" is partly revised.
		170	Explanation of "Transfer Clock" is partly revised.
		171	Explanation of "ACK and NACK" is partly revised.
		179	Explanation of "Special Mode 4 (SIM Mode)" is partly revised.
		179	Table 1.20.9 is partly revised.
		184	Figure 1.21.1 is partly revised.
		187	Figure 1.21.4 is partly revised.
		203	Explanation of "External Operation Amp Connection Mode" is partly revised.
		205	Explanation of "Caution of Using A-D Converter" is partly revised.
		205	Figure 1.22.11 is partly revised
		206	Table 1.23.1 is partly revised.
		207	Figure 1.23.3 is partly revised.
		218	Figure 1.25.9 is partly revised.
		223	Table 1.26.1 is partly revised.
		224	Table 1.26.2 is partly revised.
		225	Note 1 of Table 1.26.3 is partly revised.
		225	Note 1 of Table 1.26.4 is partly revised.
		225	Table 1.26.6 is partly revised.
		227	Note 1 of Table 1.26.9 is partly revised.
		228	Note 1 of Table 1.26.10 is partly revised.
		229	Measurement conditions of timing requirements are partly revised.
		229	Table 1.26.11 is partly revised.
		230	Measurement conditions of timing requirements are partly revised.
		230	Table 1.26.18 is added.
		231	Measurement conditions of timing requirements are partly revised.
		232	Measurement conditions of switching characteristics are partly revised.
		233	Measurement conditions of switching characteristics are partly revised.
		234	Measurement conditions of switching characteristics are partly revised.
		235	Figure 1.26.2 is partly revised.
		242	Figure 1.26.9 is partly revised.
		244	Note of Table 1.26.28 is partly revised.
		245	Figure 1.26.29 is partly revised.
1		246	Measurement conditions of timing requirements are partly revised.
		246	Table 1.26.30 is partly revised.
		247	Measurement conditions of timing requirements are partly revised.
		247	Table 1.26.37 is added.
		248 249	Measurement conditions of timing requirements are partly revised.
		249 250	Measurement conditions of switching characteristics are partly revised. Measurement conditions of switching characteristics are partly revised.
		200	



# **REVISION HISTORY**

# M16C/62P GROUP DATA SHEET

Rev.	Date	Description	
		Page	Summary
1.0	Jan/31/Y03 (Continued)	251 252 255 256 257 258 259 260 262 263 264 263 264 268 271 272 272 274 274 274 274 278 287 293	Measurement conditions of switching characteristics are partly revised. Figure 1.26.12 is partly revised. Figure 1.26.15 is partly revised. Figure 1.26.16 is partly revised. Figure 1.26.17 is partly revised. Figure 1.26.18 is partly revised. Figure 1.26.19 is partly revised. Figure 1.26.20 is partly revised. Explanation of "Memory Map" is partly revised. Explanation of "Boot Mode" is partly revised. Figure 1.27.3 is partly revised. Note of FIDR Register in Figure 1.27.4 is partly revised. Explanation of "Interrupts" is partly revised. Explanation of "Writing in the User ROM Space" is partly revised. Table 1.27.4 is partly revised. Explanation of "Read Array Command" is partly revised. Explanation of "Program Command" is partly revised. Figure 1.27.15 is partly revised. Partly revised.



# RenesasTechnologyCorp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

#### -Keep safety first in your circuit designs!

• Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

#### -Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.


The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
  If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
  Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



# MITSUBISHI 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES



# http://www.infomicom.maec.co.jp/indexe.htm

Before using this material, please visit the above website to confirm that this is the most current document available.



#### -Keep safety first in your circuit designs!-

 Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

# Preface

This book describes the M16C/62 (M16C/62P) group's precautions for use, which contains paragraphs describing precautions of the user's manual and technical news relevant to these paragraphs. Please refer to this book when developing your systems. However, all of precautions are not contained in this book, please perform sufficient evaluation under systems development.

#### 1.1 Precautions for Interrupts

# 1. Usage Precaution

# **1.1 Precautions for Interrupts**

# 1.1.1 Reading address 0000016

Do not read the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to "0". If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt is generated.



# 1.1.2 Setting the SP

Set any value in the SP before accepting an interrupt. The SP is cleared to '000016' after reset. Therefore, if an interrupt is accepted before setting any value in the SP, the program may go out of control. Especially when using  $\overline{\text{NMI}}$  interrupt, set a value in the SP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including  $\overline{\text{NMI}}$  interrupt are disabled.



## 1.1 Precautions for Interrupts

# 1.1.3 The NMI Interrupt

- 1. The NMI interrupt cannot be disabled. If this interrupt is unused, connect the NMI pin to Vcc via a resistor (pull-up).
- 2. The input level of the NMI pin can be read by accessing the P8 register's P8_5 bit. Note that the P8_5 bit can only be read when determining the pin level after an NMI interrupt is generated.
- 3. Stop mode cannot be entered into while input on the  $\overline{\text{NMI}}$  pin is low. This is because while input on the  $\overline{\text{NMI}}$  pin is low the CM1 register's CM10 bit is fixed to "0".
- 4. Do not go to wait mode while input on the NMI pin is low. This is because when input on the NMI pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- 5. The low and high level durations of the input signal to the NMI pin must each be 2 CPU clock cycles + 300 ns or more.



# 1.1.4 INT Interrupt

- 1. Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins INTo through INT5 regardless of the CPU operation clock.
- 2. When the polarity of the INTo to INT5 pins is changed or the interrupt request cause of the software interrupt numbers 8 to 9 is changed, the IR bit is sometimes set to "1" (interrupt request). After these changes were made, set the interrupt request bit to "0" (no interrupt request). Figure 1.1.1 shows the procedure for changing the INT interrupt generate factor.




Figure 1.1.1. Procedure for Changing the INT Interrupt Generate Factor



# 1.1 Precautions for Interrupts

# 1.1.5 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.



# 1.1.6 Rewrite the Interrupt Control Register

Each interrupt control register can only be modified while no interrupt requests corresponding to that register are generated. If interrupt requests managed by any interrupt control register are likely to occur, disable the interrupts before modifying the register. A sample program is shown below.

Example 1:         INT_SWITCH1:         FCLR       ; Disable interrupts.         AND.B       #00h, 0055h         NOP       ; Set the TAOIC register to "0016".         NOP       ; Four NOP instructions are required when using HOLD function.         NOP       ; Enable interrupts.
Example 2: INT_SWITCH2: FCLR I ; Disable interrupts. AND.B #00h, 0055h ; Set the TA0IC register to "0016". MOV.W MEM, R0 ; Dummy read. FSET I ; Enable interrupts.
Example 3:         INT_SWITCH3:         PUSHC FLG       ; Push Flag register onto stack         FCLR       i         AND.B       #00h, 0055h         POPC       FLG         is proceeded by two NOP instructions (four when using HOLD function) in

Example 1 and why the FSET I instruction is preceded by two NOP instructions (four when using HOLD function) in Example 1 and why the FSET I instruction is preceded by a dummy read in Example 2. This is to prevent the I flag from being set to "1" before writing to the interrupt control register for reasons of the instruction queue buffer.

To modify any interrupt control register after disabling interrupts, be careful with the instructions used.

#### (1) Modifying Other Than the IR Bit

If an interrupt request corresponding to that register is generated while executing the instruction, the IR bit may not be set to "1" (= interrupt requested), with the result that the interrupt request is ignored. If this presents a problem, use the following instructions to modify the register. Instructions to use: AND, OR, BCLR, BSET

#### (2) Modifying the IR Bit

Even when the IR bit is cleared to "0" (= interrupt not requested), it may not actually be cleared to "0" depending on the instruction used. Therefore, use the MOV instruction to clear the IR bit.



# **1.2 Precautions for Protect**

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction.



#### 1.3 Precautions for DMAC

# **1.3 Precautions for DMAC**

## 1.3.1 Write to DMAE Bit in DMiCON Register

When both of the conditions below are met, follow the steps below.

#### Conditions

- The DMAE bit is set to "1" again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.

Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously^(*1). Step 2: Make sure that the DMAi is in an initial state^(*2) in a program. If the DMAi is not in an initial state, the above steps should be repeated.

Notes:

*1. The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0", "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

*2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.



# 1.4.1 Timers A and B

This section describes precautions for timers A and B. Precautions for each mode should be referred as well.

- 1. After reset, timers stop. After setting mode, count source or counter value, the TAiS bit (i=0 to 4) or TBjS bit (j=0 to 5) in the TABSR or TBSR register should be set to "1" (starts counting). Make sure that the TAiS bit or TBjS bit is set to "0" (stops counting) before changing the registers and bits listed below.
  - TAiMR register and TBjMR register
  - TAi register and TBj register
  - UDF register
  - TAZIE, TA0TGL and TA0TGH bits in ONSF register
  - TRGSR register



# 1.4.2 Timer A

## 1.4.2.1 Timer A (Timer Mode)

- 1. After reset, the TABSR register TAiS bit (i = 0 to 4) is cleared to "0" (stops counting). Select operation mode and set a value in the TAi register before setting the TAiS bit to "1" (starts counting).
- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the counter is read at the same time it is reloaded, the value "FFFF16" is read. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.
- 3. If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



#### 1.4.2.2 Timer A (Event Counter Mode)

- 1. After reset, the TABSR register TAiS bit (i = 0 to 4) is cleared to "0" (stopped counting). Select operation mode and set a value in the TAi register before setting the TAiS bit to "1" (start counting).
- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, "FFFF16" can be read in underflow, while reloading, and "000016" in overflow. When setting TAi register to a value during a counter stop, the setting value can be read before a counter starts counting. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.
- 3. If a low-level signal is applied to the NMI pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on NMI pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



## 1.4.2.3 Timer A (One-shot Timer Mode)

- 1. After reset, the TABSR register TAiS bit (i = 0 to 4) is cleared to "0" (stopped counting). Select operation mode and set a value in the TAi register before setting the TAiS bit to "1" (start counting).
- 2. When setting TABSR register to "0" (count stop), the followings occur:
  - A counter stops counting and a content of reload register is reloaded.
  - TAiout pin outputs "L".
  - After one cycle of the CPU clock, the IR bit of TAiIC register is set to "1" (interrupt request).
- 3. Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger has been selected, one-cycle delay of a count source as maximum occurs between a trigger input to TAIIN pin and output in one-shot timer mode.
- 4. The IR bit is set to "1" when timer operation mode is set with any of the following procedures:
  - Select one-shot timer mode after reset.
  - Change an operation mode from timer mode to one-shot timer mode.
  - Change an operation mode from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to "0" after the changes listed above have been made.

- 5. When a trigger occurs, while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between occurring the previous trigger and operating longer than one cycle of a timer count source.
- 6. If a low-level signal is applied to the NMI pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on NMI pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



#### 1.4.2.4 Timer A (Pulse Width Modulation Mode)

- 1. After reset, the TABSR register TAiS bit (i = 0 to 4) is cleared to "0" (stopped counting). Select operation mode and set a value in the TAi register before setting the TAiS bit to "1" (start counting).
- 2. The IR bit is set to "1" when setting a timer operation mode with any of the following procedures:
  - Select the PWM mode after reset.
  - Change an operation mode from timer mode to PWM mode.
  - Change an operation mode from event counter mode to PWM mode.

To use the timer Ai interrupt (interrupt request bit), set the IR bit to "0" by program after the above listed changes have been made.

- 3. When setting TAiS register to "0" (count stop) during PWM pulse output, the following action occurs:
  Stop counting.
  - When TAiout pin is output "H", output level is set to "L" and the IR bit is set to "1".
  - When TAiOUT pin is output "L", both output level and the IR bit remains unchanged.
- 4. If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



# 1.4.3 Timer B

#### 1.4.3.1 Timer B (Timer Mode and Event Counter Mode)

1. After reset, the TBiS bit (i = 0 to 5) is cleared to "0" (stopped counting). Select operation mode and set a value in the TBi register before setting the TBiS bit to "1" (start counting).

The TB0S to TB2S bits are the bits 5 to 7 of TABSR register, the TB3S to TB5S bits are the bits 5 to 7 of TBSR register.

2. A value of a counter, while counting, can be read in TBi register at any time. "FFFF16" is read while reloading. Setting value is read between setting values in TBi register at count stop and starting a counter.



#### 1.4.3.2 Timer B (Pulse Period/pulse Width Measurement Mode)

- 1. The IR bit of TBiIC register (i=0 to 5) goes to "1" (overflow), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit of TBiMR register within the interrupt routine.
- 2. If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.
- 3. To set the MR3 bit to "0" (no overflow), set TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to "1" (overflow).
- 4. Use the IR bit of TBiIC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor within the interrupt routine.
- 5. When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
- 6. A value of the counter is indeterminate at the beginning of a count. MR3 may be set to "1" and timer Bi interrupt request may be generated between a count start and an effective edge input.
- 7. When changing the MR1 to MR0 bits of TBiMR after a count is started, the IR bit of TBiIC register may be set to "1" (interrupt request). Note that the IR bit does not change if the same value as before is written to the MR1 to MR0 bits.
- 8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.



# 1.5 Precautions for Serial I/O (Clock-synchronous Serial I/O)

# 1.5 Precautions for Serial I/O (Clock-synchronous Serial I/O)

## 1.5.1 Transmission/reception

- 1. With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTSi pin goes to "H" when reception starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the RTS function has no effect.
- 2. If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the  $\overline{\text{RTS}_2}$  and CLK2 pins go to a high-impedance state.



# 1.5 Precautions for Serial I/O (Clock-synchronous Serial I/O)

# 1.5.2 Transmission

When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit of UiC1 register= "1" (transmission enabled)
- The TI bit of UiC1 register = "0" (data present in UiTB register)
- If  $\overline{\text{CTS}}$  function is selected, input on the  $\overline{\text{CTS}}$  i pin = "L"



# 1.5 Precautions for Serial I/O (Clock-synchronous Serial I/O)

# 1.5.3 Reception

- 1. In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin when receiving data.
- 2. When an internal clock is selected, set the UiC1 register (i = 0 to 2)'s TE bit to 1 (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the UiC1 register (i = 0 to 2)'s TE bit to 1 and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.
- 3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the UiC1 register (i = 0 to 2)'s RE bit = "1" (data present in the UiRB register), an overrun error occurs and the UiRB register OER bit is set to "1" (overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the SiRIC register IR bit does not change state.
- 4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
- 5. When an external clock is selected, the conditions must be met while if the CKPOL bit = "0", the external clock is in the high state; if the CKPOL bit = "1", the external clock is in the low state.
  - The RE bit of UiC1 register= "1" (reception enabled)
  - The TE bit of UiC1 register= "1" (transmission enabled)
  - The TI bit of UiC1 register= "0" (data present in the UiTB register)



# 1.6 Precautions for Serial I/O (UART Mode, Special Mode 2)

1. If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the  $\overline{\text{RTS2}}$  and CLK2 pins go to a high-impedance state.



## **1.7 Precautions for A-D Converter**

- 1. Set ADCON0 (except bit 6), ADCON1 and ADCON2 registers when A-D conversion is stopped (before a trigger occurs).
- 2. When the VCUT bit of ADCON1 register is changed from "0" (Vref not connected) to "1" (Vref connected), start A-D conversion after passing 1 μs or longer.
- 3. To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVcc, VREF, and analog input pins (ANi) each and the AVss pin. Similarly, insert a capacitor between the Vcc pin and the Vss pin. Figure 1.7.1 is an example connection of each pin.
- 4. Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the ADCON0 register's TGR bit = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to "0" (input mode).
- **5.** When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A-D input voltage goes low.)
- 6. The φAD frequency must be 10 MHz or less. Without sample-and-hold function, limit the φAD frequency to 250kHz or more. With the sample and hold function, limit the φAD frequency to 1MHz or more.
- 7. When changing an A-D operation mode, select analog input pin again in the CH2 to CH0 bits of ADCON0 register and the SCAN1 to SCAN0 bits of ADCON1 register.




Figure 1.7.1. Use of capacitors to reduce noise



- 8. If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi register after completion of A-D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
  - When operating in one-shot or single-sweep mode Check to see that A-D conversion is completed before reading the target ADi register. (Check the ADiIC register's IR bit to see if A-D conversion is completed.)
  - When operating in repeat mode or repeat sweep mode 0 or 1 Use the main clock for CPU clock directly without dividing it.
- 9. If A-D conversion is forcibly terminated while in progress by setting the ADCON0 register's ADST bit to "0" (A-D conversion halted), the conversion result of the A-D converter is indeterminate. The contents of ADi registers irrelevant to A-D conversion may also become indeterminate. If while A-D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all ADi registers.
- 10. If VCC2 < VCC1, do not use AN00 to AN07 and AN20 to AN27 as analog input pins.



## **1.8 Precautions for Power Control**

- 1. When exiting stop mode by hardware reset, set RESET pin to "L" until a main clock oscillation is stabilized.
- 2. Insert more than four NOP instructions after an WAIT instruction or a instruction to set the CM10 bit of CM1 register to "1". When shifting to wait mode or stop mode, an instruction queue reads ahead to the next instruction to halt a program by an WAIT instruction and an instruction to set the CM10 bit to "1" (all clocks stopped). The next instruction may be executed before entering wait mode or stop mode, depending on a combination of instruction and an execution timing.
- 3. Wait until the tsu(M-L) elapses or main clock oscillation stabilization time, whichever is longer, before switching the clock source for CPU clock to the main clock.

Similarly, wait until the sub clock oscillates stably before switching the clock source for CPU clock to the sub clock.

4. Suggestions to reduce power consumption

#### (a) Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

#### (b) A-D converter

When A-D conversion is not performed, set the VCUT bit of ADiCON1 register to "0" (no VREF connection). When A-D conversion is performed, start the A-D conversion at least 1  $\mu$ s or longer after setting the VCUT bit to "1" (VREF connection).

#### (c) D-A converter

When not performing D-A conversion, set the DAi bit (i=0, 1) of DACON register to "0" (input inhibited) and DAi register to "0016".

#### (d) Stopping peripheral functions

Use the CM0 register CM02 bit to stop the unnecessary peripheral functions during wait mode. However, because the peripheral function clock (fc32) generated from the sub-clock does not stop, this measure is not conducive to reducing the power consumption of the chip. During low speed mode and low power dissipation mode, do not set the CM02 bit to "1" (peripheral function clock stopped when in wait mode) before entering wait mode.

#### (e) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.

#### (f) External clock

When using an external clock input for the CPU clock, set the CM0 register CM05 bit to "1" (stop). Setting the CM05 bit to "1" disables the XouT pin from functioning, which helps to reduce the amount of current drawn in the chip. (When using an external clock input, note that the clock remains fed into the chip regardless of how the CM05 bit is set.)



## **1.9 Precautions for External Bus**

- 1. The external ROM version can operate only in the microprocessor mode, connect the CNVss pin to Vcc.
- 2. When resetting CNVss pin with "H" input, contents of internal ROM cannot be read out.



#### 1.10 Electric Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flush memory version.



# 1.11 Precautions for Flash Memory Version

#### 1.11.1 Precautions for Functions to Inhibit Rewriting Flash Memory Rewrite

ID codes are stored in addresses 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFF16. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors.



## 1.11.2 Precautions for Program Command

Write 'xx4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.



# 1.11.3 Precautions for Lock Bit Program Command

Write 'xx7716' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is cleared to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.



## 1.11.4 Precautions for Stop mode

When shifting to stop mode, the following settings are required:

• Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).

• Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program BSET 0, CM1 ; Stop mode

JMP.B L1

L1:

Program after returning from stop mode



## 1.11.5 Precautions for Wait mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode diabled) before executing the WAIT instruction.



## 1.11.6 Precautions for CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

#### 1.11.6.1 Operation speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for BCLK using the CM0 register's CM06 bit and CM1 register's CM17–6 bits. Also, set the PM1 register's PM17 bit to 1 (with wait state).



#### 1.11.6.2 Instructions inhibited against use

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction



#### 1.11.6.3 Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a  $\overline{\text{NMI}}$  or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

• The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a  $\overline{\text{NMI}}$  interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.



#### 1.11.6.4 How to access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing "1" after writing "0". Also only when  $\overline{\text{NMI}}$  pin is "H" level.



#### 1.11.6.5 Writing in the user ROM area

#### EW0 Mode

• If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

#### EW1 Mode

• Avoid rewriting any block in which the rewrite control program is stored.



#### 1.11.6.6 DMA transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).



#### 1.11.6.7 Writing command and data

Write the command code and data at even addresses.



## 1.11.7 Precautions for Low power dissipation mode, ring oscillator low power dissipation mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program



1.12 Precautions for PLL Frequency Synthesizer

# 1.12 Precautions for PLL Frequency Synthesizer

Make the supply voltage stable to use the PLL frequency synthesizer.

For ripple with the supply voltage 5V, keep below 10kHz as frequency, below 0.5V (peak to peak) as voltage fluctuation band and below 1V/mS as voltage fluctuation rate.

For ripple with the supply voltage 3V, keep below 10kHz as frequency, below 0.3V (peak to peak) as voltage fluctuation band and below 0.6V/mS as voltage fluctuation rate.



Under development

1.13 Precautions for Programmable I/O Ports

# 1.13 Precautions for Programmable I/O Ports

1. If a low-level signal is applied to the  $\overline{\text{NMI}}$  pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on  $\overline{\text{NMI}}$  pin enabled), the P72 to P75, P80 and P81 pins go to a high-impedance state.



#### 2.1 Vdet2 Detection

## 2. Differences Made Depending on Manufactured Time

#### 2.1 Vdet2 Detection

The present version of the products may not detect the Vdet2 voltage in the voltage detection circuit properly. Therefore, the followings should be noted.

- (1) When the VC25 bit in the VCR2 register is set to "1" (enabling the RAM retention limit detection circuit), the present version may not be reset even if the voltage at the Vcc1 input pin drops below Vdet2.
- (2) The WD5 bit in the WDC register may not change properly.

#### **Supplementary Explanation**

Normally, during the stop mode, the Vdet3 voltage is not detected, and thus no reset is generated even when the input voltage at the Vcc1 pin drops to Vdet3 or less. Therefore, if the microcomputer is not reset when the Vcc1 voltage drops below Vdet2 due to the reason described in the above No.1, the microcomputer cannot get out of the stop mode with Hardware Reset 2.



#### 2.2 RESET Input

## 2.2 RESET Input

Ensure that pin RESET must hold valid-low state during powering-up.

When using a reset IC, use a CMOS type IC. When using an open-drain type reset IC, insert a capacitor between the reset input and Vss and a resistor between the input and Vcc respectively. The R-C time constant of the capacitor and resistor must provide a low state at least 10 times longer than the Vcc rise time.



# **REVISION HISTORY**

# M16C/62P GROUP USAGE NOTES

Rev.	Date	Description	
		Page	Summary
1.0	Jan/31/Y03	1 8 9 15 18 19 22 25 26 38	Figure 1.1.1 is partly revised. The section "1.3 Precautions for DMAC" is added. The section "1.4.1 Timers A and B" is added. The section "1.4.3.2 Timer B (Pulse Period/Pulse Width Measurement Mode" is partly revised. The section "1.5.3 Reception" is partly revised. The section "1.6 Precautions for Serial I/O (UART Mode, Special Mode 2)" is partly revised. The section "1.8 Precautions for Power Control" is partly revised. The section "1.1.1 Precautions for Functions to Inhibit Rewriting Flash Memory Rewrite" is partly revised. The section "1.1.2 Precautions for Program Command" is partly revised.



#### MITSUBISHI SEMICONDUCTORS USAGE NOTES REFERENCE BOOK M16C/62 (M16C/62P) Group

February First Edition 2003

Editioned by

Committee of editing of Mitsubishi Semiconductor Usage Notes Reference Book

Published by Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©2003 MITSUBISHI ELECTRIC CORPORATION

# Usage Notes Reference Book M16C/62 (M16C/62P) Group



New publication, effective February 2003. Specifications subject to change without notice.